MobileSP: An FPGA-Based Real-Time Keypoint Extraction Hardware Accelerator for Mobile VSLAM

被引:9
|
作者
Liu, Ye [1 ]
Li, Jingyuan [1 ]
Huang, Kun [1 ]
Li, Xiangting [1 ]
Qi, Xiuyuan [1 ]
Chang, Liang [2 ]
Long, Yu [1 ]
Zhou, Jun [1 ]
机构
[1] Univ Elect Sci & Technol China, Chengdu 611731, Sichuan, Peoples R China
[2] Univ Elect Sci & Technol China, Sch Informat & Commun Engn, Chengdu 611731, Sichuan, Peoples R China
基金
中国国家自然科学基金;
关键词
Feature extraction; Real-time systems; Decoding; Convolutional neural networks; Tensors; Field programmable gate arrays; Hardware acceleration; Keypoint extraction; CNN; FPGA; hardware accelerator; mobile VSLAM; ROBUST;
D O I
10.1109/TCSI.2022.3190300
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Keypoint extraction is a key technique for Visual Simultaneous Localization and Mapping (VSLAM). Recently, Convolutional Neural Network (CNN) has been used in the keypoint extraction for improving the accuracy. As one of the state-of-the-art CNN based keypoint extraction techniques, the SuperPoint ranked top in the CVPR2020 image matching challenge. However, the use of complex CNN makes it difficult to meet the real-time performance on a mobile platform with limited resource such as mobile robots and wearable Augmented Reality (AR) devices. In this work, based on the SuperPoint, we proposed an FPGA-based real-time keypoint extraction hardware accelerator through algorithm-hardware co-design for mobile VSLAM applications, which is named as MobileSP. Several algorithm and hardware level design techniques have been proposed to reduce the computation and improve the processing speed while maintaining high accuracy, including a partially shared detection & description encoding architecture, a pre-sorting based Non-Maximum Suppression (NMS) engine and a software-hardware hybrid pipeline computing technique. The design has been implemented and evaluated on a ZCU104 FPGA board. It achieves real-time performance of 42 fps with low Absolute Trajectory Error (ATE) of 1.82 cm simultaneously, outperforming several state-of-the-art designs.
引用
收藏
页码:4919 / 4929
页数:11
相关论文
共 50 条
  • [1] FPGA-Based Feature Extraction and Tracking Accelerator for Real-Time Visual SLAM
    Zhang, Jie
    Xiong, Shuai
    Liu, Cheng
    Geng, Yongchao
    Xiong, Wei
    Cheng, Song
    Hu, Fang
    [J]. SENSORS, 2023, 23 (19)
  • [2] An FPGA-based accelerator for multiple real-time template matching
    Albuquerque, Erika S.
    Ferreira, Antonyus P. A.
    Silva, Joao G. M.
    Barbosa, Joao P. F.
    Carlos, Renato L. M.
    Albuquerque, Djeefther S.
    Barros, Edna N. S.
    [J]. 2016 29TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2016,
  • [3] An FPGA-Based Hardware Accelerator for Real-Time Block-Matching and 3D Filtering
    Wang, Dong
    Xu, Jia
    Xu, Ke
    [J]. IEEE ACCESS, 2020, 8 : 121987 - 121998
  • [4] FPGA-Based Parallel Hardware Architecture for Real-Time Image Classification
    Qasaimeh, Murad
    Sagahyroon, Assim
    Shanableh, Tamer
    [J]. IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2015, 1 (01) : 56 - 70
  • [5] An FPGA-based Parallel Hardware Architecture for Real-time Eye Detection
    Kim, Dongkyun
    Jung, Junhee
    Thuy Tuong Nguyen
    Kim, Daijin
    Kim, Munsang
    Kwon, Key Ho
    Jeon, Jae Wook
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (02) : 150 - 161
  • [6] FPGA-Based Hardware Implementation of Real-Time Optical Flow Calculation
    Seyid, Kerem
    Richaud, Andrea
    Capoccia, Raffaele
    Leblebici, Yusuf
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2018, 28 (01) : 206 - 216
  • [7] FPGA-based low-complexity high-throughput real-time hardware accelerator for robust watermarking
    Ge, Hangqi
    Sha, Jin
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2019, 16 (04) : 813 - 820
  • [8] FPGA-based low-complexity high-throughput real-time hardware accelerator for robust watermarking
    Hangqi Ge
    Jin Sha
    [J]. Journal of Real-Time Image Processing, 2019, 16 : 813 - 820
  • [9] FPGA-Based Real-Time EMTP
    Chen, Yuan
    Dinavahi, Venkata
    [J]. IEEE TRANSACTIONS ON POWER DELIVERY, 2009, 24 (02) : 892 - 902
  • [10] Real time Orthorectification by FPGA-based Hardware Acceleration
    Kuo, David
    Gordon, Don
    [J]. IMAGE AND SIGNAL PROCESSING FOR REMOTE SENSING XVI, 2010, 7830