DAMQ self-compacting buffer schemes for systems with network-on-chip

被引：0

作者：

Liu, J ^{[1
]}

Delgado-Frias, JG ^{[1
]}

机构：

[1] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99164 USA

来源：

CDES '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN | 2005年

关键词：

network on chip; systems-on-chip; DAMQ buffer; interconnection network;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper we present two novel buffer schemes for systems-on-chip applications that have an interconnection network. The proposed schemes are based on a DAMQ self-compacting buffer. These schemes outperform existing approaches. In addition the schemes have similar performance using only half of the buffer size used in other implementations. One of our schemes (DAMQ(min)) provides an excellent technique to optimize buffer management providing a good throughput when the network has large load.

引用

页码：97 / 103

页数：7

共 50 条

[1] A shared self-compacting buffer for network-on-chip systems
Liu, Jin
Delgado-Frias, Jose G.
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 26 - +
[2] Novel Self-Compacting Buffer Schemes to Improve Performance of Systems with Network on Chip
Liu, Jin
Ren, Hongmin
Delgado-Frias, Jose G.
Kim, Jeong-Uk
Wang, Jin
INTERNATIONAL JOURNAL OF FUTURE GENERATION COMMUNICATION AND NETWORKING, 2012, 5 (03): : 21 - 30
[3] Novel self-compacting buffer schemes to improve performance of systems with network on chip
Liu, J. (jinliu@shmtu.edu.cn), 1600, Science and Engineering Research Support Society, Room 402, Man-Je Bld., 449-8, Ojung-Dong, Daedoek-Gu, Korea, Republic of (05):
[4] A VLSI self-compacting buffer for DAMQ communication switches
Delgado-Frias, JG
Diaz, R
PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 128 - 133
[5] Evaluation of Buffer Organizations for Network-on-Chip
Jing, Ming'e
Ren, Pengshuai
Zhou, Weichao
Yu, Zhiyi
Zeng, Xiaoyang
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1403 - 1405
[6] Router with Centralized Buffer for Network-on-Chip
Wang, Ling
Zhang, Jianwen
Yang, Xiaoqing
Wen, Dongxin
GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 469 - 474
[7] A Buffer Allocation Algorithm for Network-on-Chip with Self-similar Traffic
Ni, Wei
Liu, Yanzhu
Zhang, Su
Yang, Yanhui
Bu, Jichun
2014 4TH IEEE INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2014, : 230 - 233
[8] Resilient Reorder Buffer Design for Network-on-Chip
Xu, Zheng
Abraham, Jacob
PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 92 - 97
[9] Minimizing Virtual Channel Buffer for Network-on-Chip
Wang, Jian
Li, Yubai
Chai, Song
Peng, Qicong
FIFTH INTERNATIONAL CONFERENCE ON MACHINE VISION (ICMV 2012): ALGORITHMS, PATTERN RECOGNITION AND BASIC TECHNOLOGIES, 2013, 8784
[10] Routing-Based Traffic Migration and Buffer Allocation Schemes for 3-D Network-on-Chip Systems With Thermal Limit
Chao, Chih-Hao
Chen, Kun-Chih
Wu, An-Yeu
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (11) : 2118 - 2131

← 1 2 3 4 5 →