Boundary Scan Security Enhancements for a Cryptographic Hardware

被引：0
|
作者：
Nikodem, Maciej [1 ]
机构：
[1] Wroclaw Univ Technol, Inst Comp Engn Control & Robot, PL-50370 Wroclaw, Poland
来源：
COMPUTER AIDED SYSTEMS THEORY - EUROCAST 2009 | 2009年 / 5717卷
关键词：
boundary scan; IEEE; 1149; side-channel attacks; counter-measures;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Boundary scan (JTAG) is a powerful testing scheme that is widely used in nowadays circuits to maintain and verify operation of the hardware. However, JTAG is not used in cryptographic hardware since it, may be used to compromise security of the implemented cryptographic algorithm. This paper analyses different solutions proposed to overcome the threat of such attacks, presents requirements that have to be satisfied in order to construct effective security solution, and presents novel proposal that improves security of the boundary scan.
引用
收藏
页码：91 / 97
页数：7
相关论文
共 50 条
  • [1] Security and cryptographic hardware implementations
    Sklavos, N
    [J]. Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 768 - 769
  • [2] Cryptographic Security Through a Hardware Root of Trust
    Rojas-Munoz, Luis F.
    Sanchez-Solano, Santiago
    Martinez-Rodriguez, Macarena C.
    Camacho-Ruiz, Eros
    Navarro-Torrero, Pablo
    Karmakar, Apurba
    Fernandez-Garcia, Carlos
    Tena-Sanchez, Erica
    Potestad-Ordonez, Francisco E.
    Casado-Galan, Alejandro
    Ortega-Castro, Pau
    Acosta-Jimenez, Antonio J.
    Jimenez-Fernandez, Carlos J.
    Brox, Piedad
    [J]. APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2024, 2024, 14553 : 106 - 119
  • [3] A portable hardware security module and cryptographic key generator
    Murtaza, Malik Hamza
    Tahir, Hasan
    Tahir, Shahzaib
    Alizai, Zahoor Ahmed
    Riaz, Qaiser
    Hussain, Mehdi
    [J]. JOURNAL OF INFORMATION SECURITY AND APPLICATIONS, 2022, 70
  • [4] Privacy Enhancements for Hardware-Based Security Modules
    Pasupathinathan, Vijayakrishnan
    Pieprzyk, Josef
    Wang, Huaxiong
    [J]. E-BUSINESS AND TELECOMMUNICATIONS, 2011, 130 : 224 - +
  • [5] Improving security in Information Technology using cryptographic hardware modules
    Sanchez-Reillo, R
    Sanchez-Avila, C
    Lopez-Ongil, C
    Entrena-Arrontes, L
    [J]. 36TH ANNUAL 2002 INTERNATIONAL CARNAHAN CONFERENCE ON SECURITY TECHNOLOGY, PROCEEDINGS, 2002, : 120 - 123
  • [6] Quantitative Analysis of Timing Channel Security in Cryptographic Hardware Design
    Mao, Baolei
    Hu, Wei
    Althoff, Alric
    Matai, Janarbek
    Tai, Yu
    Mu, Dejun
    Sherwood, Timothy
    Kastner, Ryan
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (09) : 1719 - 1732
  • [7] Hardware-Assisted Security Mechanism: the Acceleration of Cryptographic Operations with Low Hardware Cost
    Chang, Jed Kao-Tung
    Liu, Shaoshan
    Gaudiot, Jean-Luc
    Liu, Chen
    [J]. 2010 IEEE 29TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2010, : 327 - +
  • [8] Hardware-Based Attacks to Compromise the Cryptographic Security of an Election System
    Bidmeshki, Mohammad-Mahdi
    Reddy, Gaurav Rajavendra
    Zhou, Liwei
    Rajendran, Jeyavijayan
    Makris, Yiorgos
    [J]. PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 153 - 156
  • [9] Multi-level Attacks: an Emerging Security Concern for Cryptographic Hardware
    Ali, Sk. Subidh
    Chakraborty, Rajat Subhra
    Mukhopadhyay, Debdeep
    Bhunia, Swamp
    [J]. 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1176 - 1179
  • [10] Securing Ventilators: Integrating Hardware Security Modules with SoftHSM and Cryptographic Algorithms
    Amael, Joshua Tito
    Istiyanto, Jazi Eko
    Hakim, Zaidan
    Sari, Rifda Hakima
    Frisky, Aufaclav Zatu Kusuma
    Natan, Oskar
    [J]. 2024 33RD INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, ISIE 2024, 2024,
12345