A 5-GHz CMOS wireless LAN receiver front end

被引:195
|
作者
Samavati, H [1 ]
Rategh, HR [1 ]
Lee, TH [1 ]
机构
[1] Stanford Univ, Ctr Integrated Syst, Stanford, CA 94305 USA
关键词
automatic tuning; CMOS analog integrated circuits; high-frequency filters; HIPERLAN; image-reject circuits; low-noise amplifier (LNA); notch filter; receiver front end;
D O I
10.1109/4.841505
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a 12.4-mW front end for a 5-GHz wireless LAN receiver fabricated in a 0.24-mu m CMOS technology. It consists of a low-noise amplifier (LNA), mixers, and an automatically tuned third-order filter controlled by a low-power phase-locked loop. The filter attenuates the image signal by an additional 12 dB beyond what can be achieved by an image-reject architecture. The filter also reduces the noise contribution of the cascode devices in the LNA core. The LNA/filter combination has a noise figure of 4.8 db, and the overall noise figure of the signal path is 5.2 dB. The overall IIP3 is -2 dBm.
引用
收藏
页码:765 / 772
页数:8
相关论文
共 50 条
  • [1] A low-noise low-power CMOS RF front end for 5-GHz wireless LAN receiver
    Cheng, Wei
    Li, Zhiqun
    Wang, Zhigong
    [J]. 2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 3345 - 3348
  • [2] A 5-GHz silicon bipolar transmitter front-end for wireless LAN applications
    Italia, A
    La Paglia, L
    Scuderi, A
    Carrara, F
    Ragonese, E
    Palmisano, G
    [J]. PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 553 - 556
  • [3] A CMOS frequency synthesizer with self-biasing current source for a 5-GHz wireless lan receiver
    Quemada, C
    Mendizabal, J
    Presa, J
    Adín, I
    Legarda, J
    Bistué, G
    [J]. 2004 IEEE 15TH INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS, VOLS 1-4, PROCEEDINGS, 2004, : 1886 - 1890
  • [4] A 41-mW Single-IF Dual Conversion CMOS Receiver for 5-GHz Wireless LAN
    Oh, Dongjin
    Cha, Minyeon
    Choi, Induck
    Kwon, Ickjin
    [J]. 2010 ASIA-PACIFIC MICROWAVE CONFERENCE, 2010, : 814 - 817
  • [5] A 5-GHz BiCMOS RFIC front-end for IEEE 802.11 a/HiperLAN wireless LAN
    Margarit, MA
    Shih, D
    Sullivan, PJ
    Ortega, F
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) : 1284 - 1287
  • [6] A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver
    Rategh, HR
    Samavati, H
    Lee, TH
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (05) : 780 - 787
  • [7] A 5-GHz highly integrated receiver front-end
    Egidio Ragonese
    Alessandro Italia
    Giuseppe Palmisano
    [J]. Analog Integrated Circuits and Signal Processing, 2007, 53 : 3 - 7
  • [8] A 5-GHz highly integrated receiver front-end
    Ragonese, Egidio
    Italia, Alessandro
    Palmisano, Giuseppe
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 53 (01) : 3 - 7
  • [9] A 1-V 5-GHz CMOS multiple magnetic feedback receiver front-end
    Vitzilaios, Georgios
    Papananos, Yannis
    Theodoratos, Gerasimos
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2008, 56 (06) : 1338 - 1348
  • [10] A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems
    Zargari, M
    Su, DK
    Yue, CP
    Rabii, S
    Weber, D
    Kaczynski, BJ
    Mehta, SS
    Singh, K
    Mendis, S
    Wooley, BA
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) : 1688 - 1694