A Software Framework for Rapid Application-Specific Hybrid Photonic Network-on-Chip Synthesis

被引:5
|
作者
Bahirat, Shirish [1 ]
Pasricha, Sudeep [2 ]
机构
[1] Micron Technol, Nonvolatile Engn, Longmont, CO 80501 USA
[2] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA
基金
美国国家科学基金会;
关键词
network-on-chip; photonic interconnects; synthesis algorithms; chip multiprocessors; POWER; OPTIMIZATION;
D O I
10.3390/electronics5020021
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Network on Chip (NoC) architectures have emerged in recent years as scalable communication fabrics to enable high bandwidth data transfers in chip multiprocessors (CMPs). These interconnection architectures still need to conquer many challenges, e.g., significant power consumption and high data transfer latencies. Hybrid electro-photonic NoCs have been recently proposed as a solution to mitigate some of these challenges. However, with increasing application complexity, hardware dependencies, and performance variability, optimization of hybrid photonic NoCs requires traversing a massive design space. To date, prior work on software tools for rapid automated NoC synthesis have mainly focused on electrical NoCs. In this article, we propose a novel suite of software tools for effectively synthesizing hybrid photonic NoCs. We formulate and solve the synthesis problem using four search-based optimization heuristics: (1) Ant Colony Optimization (ACO); (2) Particle Swarm Optimization (PSO); (3) Genetic Algorithm (GA); and (4) Simulated Annealing (SA). Our experimental results show significant promise for the ACO and PSO based heuristics. Our novel implementation of PSO achieves an average of 64% energy-delay product improvements over GA and 53% improvement over SA; while our novel ACO implementation achieves 107% energy-delay product improvements over GA and 62% improvement over SA.
引用
收藏
页数:24
相关论文
共 50 条
  • [1] Deterministic Synthesis of Hybrid Application-Specific Network-on-Chip Topologies
    Todorov, Vladimir
    Mueller-Gritschneder, Daniel
    Reinig, Helmut
    Schlichtmann, Ulf
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (10) : 1503 - 1516
  • [2] POSEIDON: A Framework for Application-Specific Network-on-Chip Synthesis for Heterogeneous Chip Multiprocessors
    Kwon, Soohyun
    Pasricha, Sudeep
    Cho, Jeonghun
    [J]. 2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 182 - 188
  • [3] HELIX: Design and Synthesis of Hybrid Nanophotonic Application-Specific Network-On-Chip Architectures
    Bahirat, Shirish
    Pasricha, Sudeep
    [J]. PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 91 - 98
  • [4] Application-Specific Network-on-Chip synthesis with flexible router Placement
    Soumya, J.
    Chattopadhyay, Santanu
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (07) : 361 - 371
  • [5] A Spectral Clustering Approach to Application-Specific Network-on-Chip Synthesis
    Todorov, Vladimir
    Mueller-Gritschneder, Daniel
    Reinig, Helmut
    Schlichtmann, Ulf
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1783 - 1788
  • [6] Automated techniques for synthesis of application-specific network-on-chip architectures
    Chatha, Karam S.
    Srinivasan, Krishnan
    Konjevod, Goran
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (08) : 1425 - 1438
  • [7] Converting Interfaces on Application-specific Network-on-chip
    Han, Kyuseung
    Lee, Jae-Jin
    Lee, Woojoo
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (04) : 505 - 513
  • [8] Application-Specific Heterogeneous Network-on-Chip Design
    Demirbas, Dilek
    Akturk, Ismail
    Ozturk, Ozcan
    Gudukbay, Ugur
    [J]. COMPUTER JOURNAL, 2014, 57 (08): : 1117 - 1131
  • [9] Application-Specific Network-on-Chip Synthesis: Cluster Generation and Network Component Insertion
    Zhong, Wei
    Yu, Bei
    Chen, Song
    Yoshimura, Takeshi
    Dong, Sheqin
    Goto, Satoshi
    [J]. 2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 144 - 149
  • [10] Application-specific Network-on-Chip Design Space Exploration Framework for Neuromorphic Processor
    Kang, Ziyang
    Wang, Shiying
    Wang, Lei
    Li, Shiming
    Qu, Lianhua
    Shi, Wei
    Gong, Rui
    Xu, Weixia
    [J]. 17TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2020 (CF 2020), 2020, : 71 - 80