Computations in Galois field using multiple-valued logic

被引：0
|
作者：
Abu-Khader, N [1 ]
Siy, P [1 ]
机构：
[1] Wayne State Univ, Dept Elect & Comp Engn, Detroit, MI 48202 USA
来源：
NAFIPS 2005 - 2005 Annual Meeting of the North American Fuzzy Information Processing Society | 2005年
关键词：
D O I：
10.1109/NAFIPS.2005.1548640
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
equivalent, we illustrate computation examples of inversion and exponentiation in Galois field using AB(2) technique (where both A and B are elements in Galois field). Multi-level representation of signals lies between a hard decision binary system and fuzzy system whose value ranges from 0 to 1.
引用
收藏
页码：787 / 792
页数：6
相关论文
共 50 条
  • [1] Systolic Galois field exponentiation in a multiple-valued logic technique
    Abu-Khader, Nabil
    Siy, Pepe
    [J]. INTEGRATION-THE VLSI JOURNAL, 2006, 39 (03) : 229 - 251
  • [2] Multiple-valued logic approach for a Systolic AB2 circuit in Galois field
    Abu-Khader, N
    Siy, P
    [J]. 35th International Symposium on Multiple-Valued Logic, Proceedings, 2005, : 88 - 93
  • [3] Design of AB~2 in Galois Fields Based on Multiple-Valued Logic
    Haixia Wu
    Long He
    Xiaoran Li
    Yilong Bai
    Minghao Zhang
    [J]. Journal of Beijing Institute of Technology, 2019, 28 (04) : 764 - 769
  • [4] Design of AB2 in Galois Fields Based on Multiple-Valued Logic
    Wu, Haixia
    He, Long
    Li, Xiaoran
    Bai, Yilong
    Zhang, Minghao
    [J]. Journal of Beijing Institute of Technology (English Edition), 2019, 28 (04): : 764 - 769
  • [5] MULTIPLE-VALUED LOGIC FOR OPTOELECTRONICS
    ABRAHAM, G
    [J]. OPTICAL ENGINEERING, 1986, 25 (01) : 3 - 13
  • [6] MULTIPLE-VALUED LOGIC - AN IMPLEMENTATION
    DAO, TT
    CAMPBELL, DM
    [J]. OPTICAL ENGINEERING, 1986, 25 (01) : 14 - 21
  • [7] MULTIPLE-VALUED LOGIC - INTRODUCTION
    BUTLER, JT
    [J]. COMPUTER, 1988, 21 (04) : 13 - 15
  • [8] Using multiple-valued gates to implement reversible logic
    Mirmotahari, O.
    Berg, Y.
    Lomsdalen, J.
    Overas, V.
    [J]. PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 361 - +
  • [9] PICTURE-PROCESSING USING MULTIPLE-VALUED LOGIC
    RINE, DC
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1988, 64 (06) : 829 - 847
  • [10] Automatic Generation System for Multiple-Valued Galois-Field Parallel Multipliers
    Ueno, Rei
    Homma, Naofumi
    Aoki, Takafumi
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2017, E100D (08): : 1603 - 1610
12345