A 20-40 MHz low-power clock oscillator with open-loop frequency calibration and temperature compensation

被引:0
|
作者
Lee, Dongsoo [1 ]
Kim, Hongjin [1 ]
Lee, Kang-Yoon [1 ]
机构
[1] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon 440746, South Korea
基金
新加坡国家研究基金会;
关键词
clock oscillator; period jitter; class-C type VCO; phase noise; temperature compensation; frequency accuracy;
D O I
10.1080/00207217.2013.794490
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a 20-40MHz low-power clock oscillator is presented to provide the frequency reference in data interface applications. The frequency source is referenced to a frequency-calibrated and temperature-compensated 2.5GHz LC VCO that is implemented with a bondwire inductor. Class-C type VCO is adopted in order to improve the phase noise and reduce the current consumption. A full digital frequency calibration circuit is proposed to cover the wide output frequency range minimizing the frequency variation. External crystal oscillator (REF_CLK) is used only for the absolute frequency calibration at the initial programming stage and is not needed after the programming stage. On the other hand, temperature compensation is performed in an analogue way by controlling the varactor in the LC VCO. This chip is fabricated using 0.18-mu m CMOS with the option of lateral PNP transistor. Lateral PNP transistors are used in the temperature compensation circuits. It can be implemented laterally in standard CMOS process. The power consumption is 4.8mW from a 1.8V supply. The accuracy of the frequency is +/- 58ppm from -20 degrees C to 80 degrees C. The nominal phase noise at 1MHz and period jitter is -122 dBc/Hz and 2ps, respectively, when the output frequency is 25MHz.
引用
收藏
页码:699 / 710
页数:12
相关论文
共 38 条
  • [31] Low-power 6-bit 1-GS/s two-channel pipeline ADC with open-loop amplification using amplifiers with local-feedback
    Galhardo, A.
    Goes, J.
    Paulino, N.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2258 - +
  • [32] A 28nm FD-SOI Standard Cell 0.6-1.2V Open-Loop Frequency Multiplier for Low Power SoC Clocking
    Cochet, Martin
    Clerc, Sylvain
    Naceur, Mehdi
    Schamberger, Pierre
    Croain, Damien
    Autran, Jean-Luc
    Roche, Philipe
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1206 - 1209
  • [33] A Low-Power Self-Calibration Digital-Output CMOS Temperature Sensor with ± 0.1°C Inaccuracy from-40°C to 85°C
    Niu, Yuze
    Lu, Wengao
    Zhang, Yacong
    Yu, Shanzhe
    Chen, Zhongjian
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 1005 - 1008
  • [34] A 20-to-1000MHz ± 14ps Peak-to-Peak Jitter Reconfigurable Multi-Output All-Digital Clock Generator Using Open-Loop Fractional Dividers in 65nm CMOS
    Elkholy, Ahmed
    Elshazly, Amr
    Saxena, Saurabh
    Shu, Guanghua
    Hanumolu, Pavan Kumar
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 272 - +
  • [35] A 1μW-to-158μW Output Power Pseudo Open-Loop Boost DC-DC with 86.7% Peak Efficiency using Frequency-Programmable Oscillator and Hybrid Zero Current Detection
    Chen, Xiaolong
    Gong, Enbin
    Zhang, Hao
    Ye, Le
    Huang, Ru
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [36] A-20 to 30 dBm Input Power Range Wireless Power System With a MPPT-Based Reconfigurable 48% Efficient RF Energy Harvester and 82% Efficient A4WP Wireless Power Receiver With Open-Loop Delay Compensation
    Kim, Sang-Yun
    Abbasizadeh, Hamed
    Rikan, Behnam Samadpoor
    Oh, Seong Jin
    Jang, Byeong Gi
    Park, Young-Jun
    Khan, Danial
    Truong Thi Kim Nga
    Kang, Kyung Tae
    Pu, Young Gun
    Yoo, Sang-Sun
    Lee, Sungho
    Lee, Sung-Chul
    Lee, Minjae
    Hwang, Keum Cheol
    Yang, Youngoo
    Lee, Kang-Yoon
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2019, 34 (07) : 6803 - 6817
  • [37] Low-power integrated data-driver IC composed of low-temperature poly-Si TFTs with shift-registers controlled by an intermittent 1/2 sampling frequency clock
    Urakabe, Takahiro
    Suzuki, Akihiro
    Iwata, Akihiko
    Inoue, Mitsuo
    Nagata, Hitoshi
    Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers, 2000, 54 (01): : 118 - 126
  • [38] A 170MHz-Lock-In-Range and-253dB-FoMjitter, 12-to-14.5GHz Subsampling PLL with a 150μW Frequency-Disturbance-Correcting Loop Using a Low-Power Unevenly Spaced Edge Generator
    Lim, Younghyun
    Kim, Juyeop
    Jo, Yongwoo
    Bang, Jooeun
    Yoo, Seyeon
    Park, Hangi
    Yoon, Heein
    Choi, Jaehyouk
    2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 280 - +