共 50 条
- [1] Minimizing total tardiness on a single machine with sequence-dependent setup times [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN & CYBERNETICS, VOLS 1-7, 2004, : 1481 - 1485
- [4] Minimizing tardiness on a single processor with sequence-dependent setup times: A simulated annealing approach [J]. Omega, 1997, 25 (06): : 619 - 634
- [5] Minimizing tardiness on a single processor with sequence-dependent setup times: A simulated annealing approach [J]. OMEGA-INTERNATIONAL JOURNAL OF MANAGEMENT SCIENCE, 1997, 25 (06): : 619 - 634
- [7] Single machine scheduling problems with sequence-dependent setup times and precedence delays [J]. Scientific Reports, 12
- [10] Single machine scheduling with sequence-dependent setup times and delayed precedence constraints [J]. Operational Research, 2020, 20 : 927 - 942