A high speed and low power SOI inverter using active body-bias

被引：1
|
作者：
Gil, J
Je, M
Lee, J
Shin, H
机构：
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea
[2] Wonkwang Univ, Sch Elect Engn, Iksan 570749, Chonpuk, South Korea
来源：
SOLID-STATE ELECTRONICS | 1999年 / 43卷 / 04期
关键词：
D O I：
10.1016/S0038-1101(98)00337-2
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We propose a new high speed and low power SOI inverter with dynamic threshold voltage that can operate with efficient body-bias control and free supply voltage. The performance of the proposed circuit is evaluated by both the BSIM3SOI circuit simulator and the ATLAS device simulator and then compared with other reported SOI circuits. The proposed circuit is shown to have excellent characteristics. At the supply voltage of 1.5 V, the proposed circuit operates 27% faster than the conventional SOI circuit with almost the same power dissipation. (C) 1999 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码：791 / 799
页数：9
相关论文
共 50 条
  • [31] A new SOI inverter using dynamic threshold for low-power applications
    Chung, IY
    Park, YJ
    Min, HS
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (06) : 248 - 250
  • [32] Triple Well Subthreshold CMOS Logic Using Body-bias Technique
    Niranjan, Vandana
    Kumar, Ashwni
    Jain, Shail Bala
    2013 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMPUTING AND CONTROL (ISPCC), 2013,
  • [33] Highly stable and manufacturable body-tied SOI technology for high speed and low power CMOS devices
    Kim, YW
    Kang, HS
    Oh, CB
    Oh, MH
    Yoo, SH
    Kim, BS
    Park, S
    Suh, KP
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2003, 42 (02) : 206 - 209
  • [34] Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization
    Okuhara, Hayate
    Ben Ahmed, Akram
    Kuhn, Johannes Maximilian
    Amano, Hideharu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (07) : 1254 - 1267
  • [35] Subthreshold Logic using Body-bias technique for Digital VLSI neural Applications
    Niranjan, Vandana
    Kumar, Ashwni
    Jain, Shail Bala
    2013 INTERNATIONAL CONFERENCE ON MACHINE INTELLIGENCE AND RESEARCH ADVANCEMENT (ICMIRA 2013), 2013, : 316 - 320
  • [36] Low power high gain CMOS LNA based on inverter cell and self-body bias for UWB receivers
    Hsu, Meng-Ting
    Lin, Yu-Hsien
    Jing-Cheng, Yang
    MICROELECTRONICS JOURNAL, 2014, 45 (11) : 1463 - 1469
  • [37] Voltage-Controlled Magnetoelectric Memory Bit-cell Design With Assisted Body-bias in FD-SOI
    Cai, Hao
    Han, Menglin
    Shan, Weiwei
    Yang, Jun
    Wang, You
    Kang, Wang
    Zhao, Weisheng
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 135 - 140
  • [38] High power inverter using press pack IGBT for high speed applications
    Gollentz, Bernard
    Dirand, Olivier
    2007 EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, VOLS 1-10, 2007, : 440 - +
  • [39] GC-eDRAM With Body-Bias Compensated Readout and Error Detection in 28-nm FD-SOI
    Giterman, Robert
    Bonetti, Andrea
    Burg, Andreas
    Teman, Adam
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (12) : 2042 - 2046
  • [40] GC-eDRAM with Body-Bias Compensated Readout and Error Detection in 28nm FD-SOI
    Giterman, Robert
    Bonetti, Andrea
    Burg, Andreas
    Teman, Adam
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
12345