Linear Analysis of Phase Noise in LC oscillators in Deep Submicron CMOS Technologies

被引：0
|
作者：
Chicco, Francesco [1 ]
Capoccia, Raffaele [1 ]
Pezzotta, Alessandro [1 ]
Enz, Christian [1 ]
机构：
[1] Ecole Polytech Fed Lausanne, ICLAB, Lausanne, Switzerland
来源：
2017 INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF) | 2017年
关键词：
LC oscillators; phase noise; linear analysis; inversion coefficient; MOSFET; MODEL;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper investigates the phase noise in LC oscillators with NMOS cross-coupled pair by means of a linear analysis. The latter includes the impact of noise sources that are often neglected, such as gate leakage shot noise, induced gate noise and all terminal access resistances noise. Despite not considering up-conversion of flicker noise, this linear analysis still provides reliable and useful results, demonstrated by means of a detailed comparison between the analytical description and simulations results from a 40 nm and a 28 nm CMOS technology.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] Radiation hardening of ASICs in deep submicron CMOS technologies
    Szczygiel, R
    [J]. PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS III, 2005, 5775 : 103 - 110
  • [32] Integration of NiSi SALICIDE for deep submicron CMOS technologies
    Lin, XW
    Ibrahim, N
    Topete, L
    Pramanik, D
    [J]. ADVANCED INTERCONNECTS AND CONTACT MATERIALS AND PROCESSES FOR FUTURE INTEGRATED CIRCUITS, 1998, 514 : 179 - 184
  • [33] Reduced Impact of Induced Gate Noise on Inductively Degenerated LNAs in Deep Submicron CMOS Technologies
    Paolo Rossi
    Francesco Svelto
    Andrea Mazzanti
    Pietro Andreani
    [J]. Analog Integrated Circuits and Signal Processing, 2004, 42 (1) : 31 - 36
  • [34] Reduced impact of induced gate noise on inductively degenerated LNAs in deep submicron CMOS technologies
    Rossi, P
    Svelto, F
    Mazzanti, A
    Andreani, P
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 42 (01) : 31 - 36
  • [35] Channel length as a design parameter for low noise wideband LNAs in deep submicron CMOS technologies
    Andersson, S
    Svensson, C
    [J]. 22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 123 - 126
  • [36] Reduced Impact of Induced Gate Noise on Inductively Degenerated LNAs in Deep Submicron CMOS Technologies
    Paolo Rossi
    Francesco Svelto
    Andrea Mazzanti
    Pietro Andreani
    [J]. Analog Integrated Circuits and Signal Processing, 2005, 42 : 31 - 36
  • [37] Phase noise analysis of the LC-tank CMOS oscillator
    Andreani, P
    [J]. 22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 147 - 150
  • [38] Wideband CMOS LC VCO design and phase noise analysis
    Institute of RF- and OE-ICs, Southeast University, Nanjing 210096, China
    [J]. J. Southeast Univ. Engl. Ed., 2008, 4 (433-436): : 433 - 436
  • [39] Phase noise to carrier ratio in LC oscillators
    Huang, QT
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2000, 47 (07): : 965 - 980
  • [40] Phase Noise Reduction in CMOS LC Oscillators Using Tail Noise Shaping and Gm3 Boosting
    Jainwal, Kapil
    Mukherjee, Jayanta
    [J]. PROCEEDINGS OF ICECE 2008, VOLS 1 AND 2, 2008, : 302 - 305
12345