Energy-efficient Architecture for Word-based Montgomery Modular Multiplication Algorithm

被引：0

作者：

Ye, Jheng-Hao ^{[1
]}

Hung, Tsung-Wei ^{[1
]}

Shieh, Ming-Der ^{[1
]}

机构：

[1] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 701, Taiwan

来源：

2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT) | 2013年

关键词：

DESIGN;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Montgomery modular multiplication is widely used in public key cryptosystems. This paper presents an energy-efficient architecture for word-based Montgomery modular multiplication algorithm. Using the proposed architecture mapping scheme in dependency graph, the switching activity of kernel can be greatly reduced. In addition, the proposed design also retains one-cycle latency between neighboring processing elements. Experimental results based on TSMC 90-nm CMOS technology show that compared to the related work, the proposed design achieves about 17% reduction in energy consumption for completing one 1024-bit Montgomery modular multiplication.

引用

页数：4

共 50 条

[41] An Efficient Single Core Flexible Processor Architecture for 4096-bit Montgomery Modular Multiplication and Exponentiation
Culau, Eduardo C.
Marchesan, Gregory C.
Weirich Junior, Nelson R.
de Oliveira, Leonardo Londero
[J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
[42] Area-Time Efficient Architecture of FFT-Based Montgomery Multiplication
Dai, Wangchen
Chen, Donald Donglong
Cheung, Ray C. C.
Koc, Cetin Kaya
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (03) : 375 - 388
[43] An efficient Montgomery multiplication algorithm and RSA cryptographic processor
Garg, Richa
Vig, Renu
[J]. ICCIMA 2007: INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND MULTIMEDIA APPLICATIONS, VOL II, PROCEEDINGS, 2007, : 188 - 195
[44] An Efficient Implementation of Montgomery Multiplication on Multicore Platform With Optimized Algorithm, Task Partitioning, and Network Architecture
Dou, Renfeng
Han, Jun
Bo, Yifan
Yu, Zhiyi
Zeng, Xiaoyang
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (11) : 2245 - 2255
[45] High-performance, low-power architecture for scalable radix 2 montgomery modular multiplication algorithm
Ibrahim, Atef
Gebali, Fayez
El-Simary, Hamed
Nassar, Amin
[J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2009, 34 (04): : 152 - 157
[46] A word-based soft clustering algorithm for documents
Lin, KI
Kondadadi, R
[J]. COMPUTERS AND THEIR APPLICATIONS, 2001, : 391 - 394
[47] A fast elliptic curve cryptosystem LSI embedding word-based Montgomery multiplier
Uchida, J
Togawa, N
Yanagisawa, M
Ohtsuki, T
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (03): : 243 - 249
[48] A High-Performance, Energy-Efficient Modular DMA Engine Architecture
Benz, Thomas
Rogenmoser, Michael
Scheffler, Paul
Riedel, Samuel
Ottaviano, Alessandro
Kurth, Andreas
Hoefler, Torsten
Benini, Luca
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2024, 73 (01) : 263 - 277
[49] Energy-efficient matrix multiplication on FPGAs
Jang, JW
Choi, S
Prasanna, VK
[J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 534 - 544
[50] A Prediction-Based Scalable Design for Montgomery Modular Multiplication
Chen, De-Sheng
Li, Huan-Teng
Wang, Yi-Wen
[J]. PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ELECTRIC AND ELECTRONICS, 2013, : 46 - 50

← 1 2 3 4 5 →