A Canonical Form of RT-Level FSM Controlled Data Path Descriptions for Formal Verification

被引：0
|
作者：
Keresztes, Peter [1 ]
机构：
[1] Szechenyi Istvan Univ, Egyet Ter 1, H-9026 Gyor, Hungary
来源：
ACTA POLYTECHNICA HUNGARICA | 2006年 / 3卷 / 01期
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
The paper proposes a new canonical form for RT-level descriptions, which can be systematically generated from both the specification and the structural description. The verification can be executed with the comparison of the two generated canonical form descriptions.
引用
收藏
页码：107 / 121
页数：15
相关论文
共 23 条
  • [1] Synthesis of Scan Chains for Netlist Descriptions at RT-Level
    Yu Huang
    Chien-Chung Tsai
    Nilanjan Mukherjee
    Omer Samman
    Wu-Tung Cheng
    Sudhakar M. Reddy
    Journal of Electronic Testing, 2002, 18 : 189 - 201
  • [2] Synthesis of scan chains for netlist descriptions at RT-Level
    Huang, Y
    Tsai, CC
    Mukherjee, N
    Samman, O
    Cheng, WT
    Reddy, SM
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 189 - 201
  • [3] Accurate data path models for fast RT-level power estimation
    Theoharis, S
    Theodoridis, G
    Merakos, P
    Goutis, C
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (04): : 209 - 214
  • [4] EFFICIENT RT-LEVEL VERIFICATION BY THEOREM-PROVING
    MARGARIA, T
    IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1992, 12 : 696 - 702
  • [5] Transformations and resynthesis for testability of RT-level control-data path specifications
    Bhattacharya, Subhrajit
    Brglez, Franc
    Dey, Sujit
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993, 1 (03) : 304 - 318
  • [6] Functional vectors generation for RT-Level verilog descriptions based on path enumeration and constraint logic programming
    Li, T
    Guo, Y
    Liu, GJ
    Li, SK
    DSD 2005: 8th Euromicro Conference on Digital System Design, Proceedings, 2005, : 17 - 23
  • [7] Behavioral emulation of synthesized RT-level descriptions using VLIW architectures
    Buchholz, T
    Haug, G
    Kebschull, U
    Koch, G
    Rosenstiel, W
    NINTH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING - PROCEEDINGS, 1998, : 70 - 75
  • [8] Automatic test program generation from RT-level microprocessor descriptions
    Corno, F
    Cumani, G
    Reorda, MS
    Squillero, G
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 120 - 125
  • [9] A novel SBST generation technique for path-delay faults in microprocessors exploiting gate- and RT-level descriptions
    Christou, K.
    Michael, M. K.
    Bemardi, R.
    Grosso, M.
    Sanchez, E.
    Reorda, M. Sonza
    26TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2008, : 389 - +
  • [10] Path Predicate Abstraction for Sound System-Level Models of RT-Level Circuit Designs
    Urdahl, Joakim
    Stoffel, Dominik
    Kunz, Wolfgang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (02) : 291 - 304
123