A new architecture for computationally adaptive full-search block-matching motion estimation

被引：0
|
作者：
Moshnyaga, VG [1 ]
机构：
[1] Fukuoka Univ, Dept Elect & Comp Sci, Jonan Ku, Fukuoka 8140180, Japan
来源：
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS | 1999年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A new architectural enhancement for adaptive elimination of redundant computations in video motion estimation is proposed. The method differs from the existing solutions in that it dynamically adjusts the amount of computations in the Full Search Block Matching (FSBM) to the varying picture content, according to experiments, an enhanced architecture maintains the highest PSNR, while making four times less computations than the traditional FSBM design. The implementation scheme is simple, yet compact.
引用
收藏
页码：219 / 222
页数：4
相关论文
共 50 条
  • [1] A low-power VLSI architecture for full-search block-matching motion estimation
    Do, VL
    Yun, KY
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1998, 8 (04) : 393 - 398
  • [2] A FLEXIBLE VLSI ARCHITECTURE FOR FULL-SEARCH BLOCK-MATCHING MOTION-VECTOR ESTIMATION
    SUN, MT
    YANG, KM
    [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 179 - 182
  • [3] A new computationally adaptive formulation of block-matching motion estimation
    Moshnyaga, VG
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2001, 11 (01) : 118 - 124
  • [4] Hybrid Architecture of Full-Search Block-Matching Motion Estimation Circuit for MPEG-4 Encoder
    Shim, Jaeoh
    Lee, Seonyoung
    Cho, Kyeongsoon
    [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 226 - 229
  • [5] Efficient frame-level pipelined array architecture for full-search block-matching motion estimation
    He, WF
    Bi, YL
    Mao, ZG
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2887 - 2890
  • [6] Cost Effective VLSI Architectures for Full-Search Block-Matching Motion Estimation Algorithm
    Zhong L. He
    Ming L. Liou
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1997, 17 : 225 - 240
  • [7] Cost effective VLSI architectures for full-search block-matching motion estimation algorithm
    He, ZL
    Liou, ML
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 17 (2-3): : 225 - 240
  • [8] Design and implementation of efficient VLSI architectures for full-search block-matching motion estimation
    Mao, ZG
    He, WF
    Zhou, WB
    [J]. PROCEEDINGS OF THE THIRD INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, VOL 1, 2004, : 616 - 620
  • [9] Low power full-search block-matching motion estimation chip for H.263+
    Shen, JF
    Chen, LG
    Chang, HC
    Wang, TC
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 299 - 302
  • [10] A flexible data-interlacing architecture for full-search block-matching algorithm
    Lai, YK
    Chen, LG
    Lee, YP
    [J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 96 - 104
12345