Accurate Contention Estimate Scheduling Method Using Multiple Clusters of Many-core Platform

被引:0
|
作者
Igarashi, Shingo [1 ]
Kitagawa, Yuto [2 ]
Fukunaga, Takuro [3 ]
Azumi, Takuya [4 ]
机构
[1] Saitama Univ, Grad Sch Sci & Engn, Saitama, Japan
[2] Osaka Univ, Grad Sch Engn Sci, Osaka, Japan
[3] RIKEN AIP, Tokyo, Japan
[4] Saitama Univ, JST, PRESPO, Grad Sch Sci & Engn, Saitama, Japan
关键词
real-time scheduling; many-core; communication contention; directed acyclic graph; integer linear programming;
D O I
10.1109/PDP50117.2020.00017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Embedded systems such as self-driving systems require a computing platform with high computing power and low power consumption. Multi-/many-core platforms satisfy exactly these requirements. However, for hard real-time applications, multiple demands on shared resources can hinder realtime performance. Memory is among the resources that can most dramatically impair the desired performance. Therefore, we addressed contentions induced by the shared memory. We improve the predictability of contentions by dividing tasks into the memory access phase and the execution phase using a Directed Acyclic Graph (DAG). Existing methods are able to make accurate contention estimations for one Compute Cluster (CC) of a Clustered many-core processor. Our method is able to do the same for multiple CCs, thereby doubling the scalability in consideration of contentions. Using an Integer Linear Programming (ILP) formulation, we produced a static, non-preemptive, partitioned, time-triggered schedule. We also conducted an experiment in order to minimize the makespan. The evaluation confirmed that our new method reduced the makespan by increasing the number of CCs.
引用
收藏
页码:67 / 71
页数:5
相关论文
共 50 条
  • [31] Scheduling Java']JavaSymphony Applications on Many-Core Parallel Computers
    Aleem, Muhammad
    Prodan, Radu
    Fahringer, Thomas
    EURO-PAR 2011 PARALLEL PROCESSING, PT 1, 2011, 6852 : 167 - 179
  • [32] Power Monitoring for Mixed-Criticality on a Many-Core Platform
    Motruk, Boris
    Diemer, Jonas
    Buchty, Rainer
    Berekovic, Mladen
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2013, 2013, 7767 : 13 - 24
  • [33] A Cross-Platform SpMV Framework on Many-Core Architectures
    Zhang, Yunquan
    Li, Shigang
    Yan, Shengen
    Zhou, Huiyang
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2016, 13 (04)
  • [34] Federated Learning Platform on Embedded Many-core Processor with Flower
    Hasumi, Masahiro
    Azumi, Takuya
    2024 IEEE 3RD REAL-TIME AND INTELLIGENT EDGE COMPUTING WORKSHOP, RAGE 2024, 2024, : 37 - 42
  • [35] Massively Parallel Neural Signal Processing on a Many-Core Platform
    Chen, Dan
    Wang, Lizhe
    Ouyang, Gaoxiang
    Li, Xiaoli
    COMPUTING IN SCIENCE & ENGINEERING, 2011, 13 (06) : 42 - 51
  • [36] An OpenCL Runtime System for a Heterogeneous Many-Core Virtual Platform
    Chen, Kuan-Chung
    Chen, Chung-Ho
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2197 - 2200
  • [37] Accelerating Dedispersion Using Many-core Architectures
    Novotny, Jan
    Adamek, Karel
    Clark, M. A.
    Giles, Mike
    Armour, Wes
    ASTROPHYSICAL JOURNAL SUPPLEMENT SERIES, 2023, 269 (01):
  • [38] DAG Scheduling Algorithm for a Cluster-Based Many-Core Architecture
    Kitagawa, Yuto
    Ishigooka, Tasuku
    Azumi, Takuya
    2018 IEEE 16TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2018), 2018, : 150 - 157
  • [39] Fast and Accurate Power Annotated Simulation: Application to a Many-Core Architecture
    Ducroux, Thomas
    Haugou, Germain
    Risson, Vincent
    Vivet, Pascal
    2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 191 - 198
  • [40] Accurate energy modeling for many-core static schedules with streaming applications
    Holmbacka, Simon
    Keller, Joerg
    Eitschberger, Patrick
    Lilius, Johan
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 43 : 14 - 25