A Mechanics Model for the Moisture Induced Delamination in Fan-Out Wafer-Level Package

被引:10
|
作者
Chiu, Tz-Cheng [1 ]
Wu, Ji-Yen [1 ]
Liu, Wei-Te [1 ]
Liu, Chang-Wei [1 ]
Chen, Dao-Long [2 ]
Shih, MengKai [2 ]
Tarng, David [2 ]
机构
[1] Natl Cheng Kung Univ, Dept Mech Engn, Tainan, Taiwan
[2] ASE Grp Kaohsiung, Grp R&D Ctr, Kaohsiung, Taiwan
关键词
moisture; debond; fracture mechanics; critical strain energy release rate; fan-out;
D O I
10.1109/ECTC32862.2020.00193
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The effect of moisture absorption on the risk of interface delamination in a fan-out (FO) wafer level package (WLP) was investigated by using experimental and numerical analyses. A double-cantilever-beam (DCB) fracture mechanics test was applied to quantify the degradation of interfacial debonding resistance due to moisture exposure. The driving forces of delamination on various interfaces in the FO WLP were evaluated by using a coupled hygro-thermo-mechanical model. The moisture diffusion related material models such as diffusivity, saturation concentration and the hygroscopic swelling of the polymer constituents in the FO package were characterized experimentally and implemented in the numerical stress model. The numerical model was applied to evaluate the transient stress evolutions at critical locations around the corners of the Si die during moisture sensitivity tests. It was observed that the moisture absorption degrades adhesion significantly. It also leads to a change in stress state around the corners of Si die from compression to tension, and as a result, significantly increase the risk of delamination.
引用
收藏
页码:1205 / 1211
页数:7
相关论文
共 50 条
  • [21] Development of Advanced Fan-out Wafer Level Package (embedded Wafer Level BGA)
    Jin, Yonggang
    Teysseyre, Jerome
    Liu, Anandan Ramasy Yun
    Goh, George
    Yoon, S. W.
    2012 35TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM (IEMT), 2012,
  • [22] Selection and Characterization of Photosensitive Polyimide for Fan-Out Wafer-Level Packaging
    Gao, Rongwei
    Ma, Rui
    Li, Jun
    Su, Meiying
    Hou, Fengze
    Cao, Liqiang
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (02): : 368 - 374
  • [23] Temporary Bonding and Debonding Technologies for Fan-out Wafer-Level Packaging
    Wu, Qi
    Liu, Xiao
    Han, Kuo
    Bai, Dongshun
    Flaim, Tony
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 890 - 895
  • [24] Viscoelastic Warpage Modeling of Fan-Out Wafer-Level Packaging During Wafer-Level Mold Cure Process
    Cheng, Hsien-Chie
    Wu, Zong-Da
    Liu, Yan-Cheng
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (07): : 1240 - 1250
  • [25] Feasibility Study of Fan-Out Wafer-Level Packaging for Heterogeneous Integrations
    Lau, John
    Li, Ming
    Xu, Iris
    Chen, Tony
    Tan, Kim Hwee
    Li, Zhang
    Fan, Nelson
    Kuah, Eric
    So, Raymond
    Lo, Penny
    Cheung, Y. M.
    Xi, Cao
    Beica, Rozalia
    Lim, Sze Pei
    Lee, N. C.
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Y. H.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 903 - 909
  • [26] Overview of Fan-out Wafer Level Package (FO-WLP)
    Lu, Charlie
    2014 9TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2014, : 208 - 208
  • [27] The Novel Liquid Molding Compound for Fan-out Wafer Level Package
    Kan, Katsushi
    Oi, Yosuke
    Fujii, Yasuhito
    Miwa, Masato
    Sugahara, Michiyasu
    2016 International Conference on Electronics Packaging (ICEP), 2016, : 557 - 561
  • [28] Development of Advanced Fan-out Wafer Level Package (embedded Wafer Level BGA) Packaging
    Jin, Yonggang
    Teysseyre, Jerome
    Baraton, Xavier
    Yoon, S. W.
    Lin, Yaojian
    Marimuthu, Pandi C.
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 151 - 156
  • [29] New RDL-First PoP Fan-Out Wafer-Level Package Process with Chip-to-Wafer Bonding Technology
    Son, SeungNam
    Khim, DongHyun
    Yun, SeokHun
    Park, JunHwan
    Jeong, EunTaek
    Yi, JiHun
    Yoo, JinKun
    Yang, KiYeul
    Yi, MinJae
    Lee, SangHyoun
    Do, WonChul
    Khim, JinYoung
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1910 - 1915
  • [30] Simulation and Experiments of Fan-out Wafer Level Package during Encapsulation
    deng, Shang-Shiuan
    Hwang, Sheng-Jye
    Lee, Huei-Huang
    Huang, Durn-Yuan
    Chen, Yu-Ren
    Shen, Geng-Shin
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 38 - +