INVITED: RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs

被引：0

作者：

Park, Hee Chun ^{[1
]}

Chang, Kyungwook ^{[1
]}

Ku, Bon Woong ^{[1
]}

Kim, Jinwoo ^{[1
]}

Lee, Edward ^{[1
]}

Kim, Daehyun ^{[1
]}

Chaudhuri, Arjun ^{[2
]}

Banerjee, Sanmitra ^{[2
]}

Mukhopadhyay, Saibal ^{[1
]}

Chakrabarty, Krishnendu ^{[2
]}

Lim, Sung Kyu ^{[1
]}

机构：

[1] Georgia Inst Technol, Dept Elect & Comp Engn, Atlanta, GA 30332 USA

[2] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27706 USA

来源：

PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2019年

关键词：

D O I：

10.1145/3316781.3323486

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

Monolithic 3D IC overcomes the limitation of the existing through-silicon-via (TSV) based 3D IC by providing denser vertical connections with nano-scale inter-layer vias (ILVs). In this paper, we demonstrate a thorough RTL-to-GDS design flow for monolithic 3D IC, which is based on commercial 2D place-and-route (P&R) tools and clever ways to extend them to handle 3D IC designs and simulations. We also provide a low-cost built-in-self-test (BIST) method to detect various faults that can occur on ILVs. Lastly, we present a resistive random access memory (ReRAM) compiler that generates memory modules that are to be integrated in monolithic 3D ICs.

引用

页数：4

共 37 条

[31] A Comprehensive Study of Monolithic 3D Cell on Cell Design Using Commercial 2D Tool
Billoint, O.
Sarhan, H.
Rayane, I.
Vinet, M.
Batude, P.
Fenouillet-Beranger, C.
Rozeau, O.
Cibrario, G.
Deprat, F.
Fustier, A.
Michallet, J-E.
Faynot, O.
Turkyilmaz, O.
Christmann, J-F.
Thuries, S.
Clermidy, F.
[J]. 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1192 - 1196
[32] Test Time Reduction on Testing Delay Faults in 3D ICs Using Boundary Scan Design
Hirai, Satoshi
Yotsuyanagi, Hiroyuki
Hashizume, Masaki
[J]. 2018 IEEE 27TH ASIAN TEST SYMPOSIUM (ATS), 2018, : 7 - 12
[33] Face-to-Face Bus Design with Built-in Self-Test in 3D ICs
Zhang, Zhenqian
Noia, Brandon
Chakrabarty, Krishnendu
Franzon, Paul
[J]. 2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
[34] On the Design of Ultra-High Density 14nm Finfet based Transistor-Level Monolithic 3D ICs
Shi, Jiajun
Nayak, Deepak
Ichihashi, Motoi
Banna, Srinivasa
Moritz, Csaba Andras
[J]. 2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 449 - 454
[35] Power Supply Noise-Aware Scan Test Pattern Reshaping for At-Speed Delay Fault Testing of Monolithic 3D ICs
Hung, Shao-Chun
Lu, Yi-Chen
Lim, Sung Kyu
Chakrabarty, Krishnendu
[J]. 2020 IEEE 29TH ASIAN TEST SYMPOSIUM (ATS), 2020, : 162 - 167
[36] Monolithic 3D Semiconductor Footprint Scaling Exploration Based on VFET Standard Cell Layout Methodology, Design Flow, and EDA Platform
Cheng, Chung-Kuan
Ho, Chia-Tung
Lee, Daeyeal
Lin, Bill
[J]. IEEE ACCESS, 2022, 10 : 65971 - 65981
[37] Accuracy test of five-axis CNC machine tool with 3D probe-ball. Part I: design and modeling
Lei, WT
Hsu, YY
[J]. INTERNATIONAL JOURNAL OF MACHINE TOOLS & MANUFACTURE, 2002, 42 (10): : 1153 - 1162

← 1 2 3 4 →