N-digits Ternary Carry Lookahead Adder Design

被引：0

作者：

Soliman, Nancy S. ^{[1
]}

Fouda, Mohammed E. ^{[2
,3
]}

Said, Lobna A. ^{[1
]}

Madian, Ahmed H. ^{[1
,4
]}

Radwan, Ahmed G. ^{[1
,2
]}

机构：

[1] Nile Univ, Nanoelect Integrated Syst Ctr, Cairo, Egypt

[2] Cairo Univ, Fac Engn, Engn Math & Phys Dept, Giza, Egypt

[3] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA USA

[4] Egyptian Atom Energy Author, NCRRT, Radiat Engn Dept, Cairo, Egypt

来源：

31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IEEE ICM 2019) | 2019年

关键词：

Ternary Numbers; Threshold Logic; Memristor; CLA; CNTFET; LOGIC;

D O I：

10.1109/icm48031.2019.9021861

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Carry lookahead adders (CLAs) are extensively used in digital circuits due to their logarithmic computational time (0(log n)) compared to linear computational time( 0(n)) in the ripple carry adders. In this paper, two design approaches for N-digits ternary logic CLA based on K-map and threshold logic methods are proposed in addtion to their realization using CNTFETs only and memristor with CNTFETs. Finally, 4-bit ternary CLA is presented. A comparison and tradeoffs among the proposed designs are presented in terms of the delay and the area. The comparison shows that the transistor-only-based implementation is the best choice in the K-map design approach. However, the memristor and transistor-based implementation based on memristor and transistors integration is the best in the threshold logic (TL) design. Therefore, the proposed designs are very promising to build high performance full ternary ALU unit.

引用

页码：142 / 145

页数：4

共 50 条

[1] Design and Implementation of Ternary Carry Lookahead Adder on FPGA
Park, Jaeyoon
Kim, Youngmin
[J]. 2021 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2021,
[2] Design of High Speed Carry Save Adder using Carry Lookahead Adder
Javali, Ravikumar A.
Nayak, Ramanath J.
Mhetar, Ashish M.
Lakkannavar, Manjunath C.
[J]. 2014 INTERNATIONAL CONFERENCE ON CIRCUITS, COMMUNICATION, CONTROL AND COMPUTING (I4C), 2014, : 33 - 36
[3] The fastest carry lookahead adder
Pai, YT
Chen, YK
[J]. DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 434 - 436
[4] Dynamic decimal adder circuit design by using the carry lookahead
You, Younggap
Kim, Yong Dae
Choi, Jong Hwa
[J]. PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 244 - +
[5] A SPANNING TREE CARRY LOOKAHEAD ADDER
LYNCH, T
SWARTZLANDER, EE
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (08) : 931 - 939
[6] Pipelined GaAs carry lookahead adder
Lopez, JF
Reina, R
Hernandez, L
Tobajas, F
de Armas, V
Sarmiento, R
Nunez, A
[J]. ELECTRONICS LETTERS, 1998, 34 (18) : 1732 - 1733
[7] The design of an asynchronous carry-lookahead adder based on data characteristics
Liu, YJ
Furber, S
[J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 647 - 656
[8] Memristor Based Carry Lookahead Adder architectures
Shaltoot, A. H.
Madian, A. H.
[J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 298 - 301
[9] CIRCUIT DESIGN FOR A MEASUREMENT-BASED QUANTUM CARRY-LOOKAHEAD ADDER
Trisetyarso, Agung
Van Meter, Rodney
[J]. INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2010, 8 (05) : 843 - 867
[10] Pipelined carry lookahead adder design in quantum-dot cellular automata
Cho, Heumpil
Swartzander, Earl E., Jr.
[J]. 2005 39th Asilomar Conference on Signals, Systems and Computers, Vols 1 and 2, 2005, : 1191 - 1195

← 1 2 3 4 5 →