共 50 条
- [1] TDDB-Based Performance Variation of Combinational Logic in Deeply Scaled CMOS Technology [J]. 2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 328 - 333
- [2] Analog circuit design in scaled CMOS technology [J]. 1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, : 8 - 11
- [4] A modified gm/ID design methodology for deeply scaled CMOS technologies [J]. Analog Integrated Circuits and Signal Processing, 2014, 78 : 771 - 784
- [5] Circuit failure prediction for robust system design in scaled CMOS [J]. 2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 524 - +
- [6] Interface circuit design based on CMOS technology [J]. Dianzi Qijian/Journal of Electron Devices, 2004, 27 (03):
- [7] An Analytical Approach to Efficient Circuit Variability Analysis in Scaled CMOS Design [J]. 2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 641 - 647
- [8] A Dynamic Offset Control Technique for Comparator Design in Scaled CMOS Technology [J]. PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 495 - +