A speculative multithreading with selective multi-path execution

被引：0
|
作者：
Ootsu, K [1 ]
Yoshinari, W [1 ]
Furukawa, F [1 ]
Yoshinaga, T [1 ]
Baba, T [1 ]
机构：
[1] Utsunomiya Univ, Dept Informat Sci, Utsunomiya, Tochigi 3210903, Japan
来源：
INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS | 1999年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Recent microprocessors' performance has been improved by their high-speed clock frequency and by their exploiting instruction-level parallelism (ILP). Physical limitations of clock speed and semantical limitations of control dependencies impede the improvement of performance. To overcome this difficulty, it is indispensable to make use of the thread-level parallelism. This paper proposes a speculative thread execution model that aims at a speed-up of sequential program execution by selective multi-path thread execution.
引用
收藏
页码：46 / 52
页数：7
相关论文
共 50 条
  • [1] Handling Branches in TLS Systems with Multi-Path Execution
    Xekalakis, Polychronis
    Cintra, Marcelo
    HPCA-16 2010: SIXTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2010, : 367 - +
  • [2] A cost estimation based speculative path prediction method for speculative multithreading
    Li, Yuancheng
    Zhao, Yinliang
    Yin, Peipei
    Han, Bo
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 2010, 44 (12): : 22 - 27
  • [3] A GPGPU microarchitecture supports multi-path execution and branch compaction
    Jia, Shiwei
    Zhang, Yuming
    Sun, Chenglu
    Tian, Ze
    MICROELECTRONICS JOURNAL, 2022, 128
  • [4] MultiSE: Multi-path Symbolic Execution using Value Summaries
    Sen, Koushik
    Necula, George
    Gong, Liang
    Choi, Wontae
    2015 10TH JOINT MEETING OF THE EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND THE ACM SIGSOFT SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING (ESEC/FSE 2015) PROCEEDINGS, 2015, : 842 - 853
  • [5] Dynamically Spawning Speculative Threads to Improve Speculative Path Execution
    Li, Meirong
    Zhao, Yinliang
    Tao, You
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2014, PT II, 2014, 8631 : 192 - 206
  • [6] Multi-path utility maximization and multi-path TCP design
    Vo, Phuong Luu
    Tuan Anh Le
    Lee, Sungwon
    Hong, Choong Seon
    Kim, Byeongsik
    Song, Hoyoung
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2014, 74 (01) : 1848 - 1857
  • [7] Mapping Out a Path from Hardware Transactional Memory to Speculative Multithreading
    Porter, Leo
    Choi, Bumyong
    Tullsen, Dean M.
    18TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2009, : 313 - 324
  • [8] Multi-path matroids
    Bonin, Joseph E.
    Gimenez, Omer
    COMBINATORICS PROBABILITY & COMPUTING, 2007, 16 (02): : 193 - 217
  • [9] MULTI-PATH DISTORTION
    LEGGATT, DP
    WIRELESS WORLD, 1981, 87 (1545): : 45 - 45
  • [10] An Online Learning Multi-path Selection Framework for Multi-path Transmission Protocols
    Cai, Kechao
    Lui, John C. S.
    2019 53RD ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS (CISS), 2019,
12345