Practical Multi-threaded Graph Coloring Algorithms for Shared Memory Architecture

被引:3
|
作者
Singhal, Nandini [1 ]
Peri, Sathya [1 ]
Kalyanasundaram, Subrahmanyam [1 ]
机构
[1] Indian Inst Technol Hyderabad, Dept Comp Sci & Engn, Kandi, India
来源
18TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING AND NETWORKING (ICDCN 2017) | 2017年
关键词
Graph coloring; multi-threaded; shared memory; locks; barrier;
D O I
10.1145/3007748.3018281
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper, we present multi-threaded algorithms for graph coloring suitable to the shared memory programming model. Initially, we describe shared memory implementations to the algorithms widely known in the literature like Jones Plass-man graph coloring. Later, we propose new approaches to solve the problem of coloring using mutex locks while making sure that deadlocks do not occur. Using datasets from real world graphs, we evaluate the performance of all these algorithms on the Intel platform. We compare the performance of sequential graph coloring v/s our proposed approaches and analyze the speedup obtained against the existing algorithms from the literature. The results show that the speedup obtained by our proposed algorithms in terms of the time taken for coloring is consequential. We also provide a direction for future work towards improving the performance further in terms of different metrics.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] Dynamic instruction scheduling in a trace-based multi-threaded architecture
    Rounce, Peter A.
    De Souza, Alberto F.
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2008, 36 (02) : 184 - 205
  • [42] Weaving a Faster Tor: A Multi-Threaded Relay Architecture for Improved Throughput
    Engler, Steven
    Goldberg, Ian
    ARES 2021: 16TH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY, 2021,
  • [43] DTA-C: A decoupled multi-threaded architecture for CMP systems
    Giorgi, Roberto
    Popovic, Zdravko
    Puzovic, Nikola
    19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2007, : 263 - 270
  • [44] Dynamic Instruction Scheduling in a Trace-based Multi-threaded Architecture
    Peter A. Rounce
    Alberto F. De Souza
    International Journal of Parallel Programming, 2008, 36 : 184 - 205
  • [45] Proposal of a multi-threaded processor architecture for embedded systems and its evaluation
    Kobayashi, S
    Takeuchi, Y
    Kitajima, A
    Imai, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (03): : 748 - 754
  • [46] Svelto: High-Level Synthesis of Multi-Threaded Accelerators for Graph Analytics
    Minutoli, Marco
    Castellana, Vito Giovanni
    Saporetti, Nicola
    Devecchi, Stefano
    Lattuada, Marco
    Fezzardi, Pietro
    Tumeo, Antonino
    Ferrandi, Fabrizio
    IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (03) : 520 - 533
  • [47] A Fast Profiler for Compilation of Multi-Threaded Applications on a Hybrid Memory System
    Dadzie, Thomas Haywood
    Cho, SeungPyo
    Oh, Hyunok
    2017 IEEE 6TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA 2017), 2017,
  • [48] Weighted dynamic shared cache partitioning mechanism for multi-threaded multi-programmed workloads
    College of Computer Science, National University of Defense Technology, Changsha 410073, China
    Jisuanji Xuebao, 2008, 11 (1938-1947):
  • [49] Distributed Memory Graph Coloring Algorithms for Multiple GPUs
    Bogle, Ian
    Boman, Erik G.
    Devine, Karen
    Rajamanickam, Sivasankaran
    Slota, George M.
    PROCEEDINGS OF IA3 2020: 2020 IEEE/ACM 10TH WORKSHOP ON IRREGULAR APPLICATIONS: ARCHITECTURES AND ALGORITHMS (IA3), 2020, : 54 - 62
  • [50] A hybrid open queuing network model approach for multi-threaded dataflow architecture
    Bhaskar, Vidhyacharan
    Adjallah, Kondo Hloindo
    COMPUTER COMMUNICATIONS, 2008, 31 (17) : 4098 - 4106