共 50 条
- [42] Weaving a Faster Tor: A Multi-Threaded Relay Architecture for Improved Throughput ARES 2021: 16TH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY, 2021,
- [43] DTA-C: A decoupled multi-threaded architecture for CMP systems 19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2007, : 263 - 270
- [44] Dynamic Instruction Scheduling in a Trace-based Multi-threaded Architecture International Journal of Parallel Programming, 2008, 36 : 184 - 205
- [45] Proposal of a multi-threaded processor architecture for embedded systems and its evaluation IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (03): : 748 - 754
- [47] A Fast Profiler for Compilation of Multi-Threaded Applications on a Hybrid Memory System 2017 IEEE 6TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA 2017), 2017,
- [48] Weighted dynamic shared cache partitioning mechanism for multi-threaded multi-programmed workloads Jisuanji Xuebao, 2008, 11 (1938-1947):
- [49] Distributed Memory Graph Coloring Algorithms for Multiple GPUs PROCEEDINGS OF IA3 2020: 2020 IEEE/ACM 10TH WORKSHOP ON IRREGULAR APPLICATIONS: ARCHITECTURES AND ALGORITHMS (IA3), 2020, : 54 - 62