Discrete Cache Insertion Policies for Shared Last Level Cache Management on Large Multicores

被引:1
|
作者
Sridharan, Aswinkumar [1 ]
Seznec, Andre [1 ]
机构
[1] INRIA IRISA, Campus Beaulieu, F-35042 Rennes, France
关键词
Footprint-number; Discrete Priorities; More cores than associativity;
D O I
10.1109/IPDPS.2016.30
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multi-core processors employ shared Last Level Caches (LLC). This trend will continue in the future with large multi-core processors (16 cores and beyond) as well. At the same time, the associativity of LLC tends to remain in the order of sixteen. Consequently, with large multicore processors, the number of cores that share the LLC becomes larger than the associativity of the cache itself. LLC management policies have been extensively studied for small scale multi-cores (4 to 8 cores) and associativity degree in the 16 range. However, the impact of LLC management on large multi-cores is essentially unknown, in particular when the associativity degree is smaller than the number of cores. In this study, we introduce Adaptive Discrete and deprioritized Application PrioriTization (ADAPT), an LLC management policy addressing the large multi-cores where the LLC associativity degree is smaller than the number of cores. ADAPT builds on the use of the Foot-print-number metric. We propose a monitoring mechanism that dynamically samples cache sets to estimate the Footprint-number of applications and classifies them into discrete (distinct and more than two) priority buckets. The cache replacement policy leverages this classification and assigns priorities to cache lines of applications during cache replacement operations. We further find that de-prioritizing certain applications during cache replacement is beneficial to the overall performance. We evaluate our proposal on 16, 20 and 24-core multi-programmed workloads and discuss other aspects in detail.
引用
收藏
页码:822 / 831
页数:10
相关论文
共 50 条
  • [41] Probabilistic Shared Cache Management (PriSM)
    Manikantan, R.
    Rajan, Kaushik
    Govindarajan, R.
    2012 39TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2012, : 428 - 439
  • [42] Augmenting Cache Partitioning with Thread-Aware Insertion/Promotion Policies to Manage Shared Caches
    Sui, Xiufeng
    Wu, Junmin
    Chen, Guoliang
    Tang, Yixuan
    Zhu, Xiaodong
    PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), 2010, : 79 - 80
  • [43] Runtime-Assisted Shared Cache Insertion Policies Based on Re-reference Intervals
    Dimic, Vladimir
    Moreto, Miquel
    Casas, Marc
    Valero, Mateo
    EURO-PAR 2017: PARALLEL PROCESSING, 2017, 10417 : 247 - 259
  • [44] FReaC Cache: Folded-logic Reconfigurable Computing in the Last Level Cache
    Dhar, Ashutosh
    Wang, Xiaohao
    Franke, Hubertus
    Xiong, Jinjun
    Huang, Jian
    Hwu, Wen-mei
    Kim, Nam Sung
    Chen, Deming
    2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), 2020, : 102 - 117
  • [45] A Pragmatic Delineation on Cache Bypass Algorithm in Last-Level Cache (LLC)
    Dash, Banchhanidhi
    Swain, Debabala
    Swain, Debabrata
    COMPUTATIONAL INTELLIGENCE IN DATA MINING, CIDM, VOL 2, 2016, 411 : 37 - 45
  • [46] NoHammer: Preventing Row Hammer With Last-Level Cache Management
    Lee, Seunghak
    Kang, Ki-Dong
    Park, Gyeongseo
    Kim, Nam Sung
    Kim, Daehoon
    IEEE COMPUTER ARCHITECTURE LETTERS, 2023, 22 (02) : 157 - 160
  • [47] HAP: Hybrid-Memory-Aware Partition in Shared Last-Level Cache
    Wei, Wei
    Jiang, Dejun
    Xiong, Jin
    Chen, Mingyu
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2017, 14 (03)
  • [48] HAP: Hybrid-memory-Aware Partition in Shared Last-Level Cache
    Wei, Wei
    Jiang, Dejun
    Xiong, Jin
    Chen, Mingyu
    2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 28 - 35
  • [49] SCIP: Selective Cache Insertion and Bypassing to Improve the Performance of Last-Level Caches
    Kharbutli, Mazen
    Jarrah, Moath
    Jararweh, Yaser
    2013 IEEE JORDAN CONFERENCE ON APPLIED ELECTRICAL ENGINEERING AND COMPUTING TECHNOLOGIES (AEECT), 2013,
  • [50] Combining Software Cache Partitioning and Loop Tiling for Effective Shared Cache Management
    Vasilios, Kelefouras
    Georgios, Keramidas
    Nikolaos, Voros
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2018, 17 (03)