Discrete Cache Insertion Policies for Shared Last Level Cache Management on Large Multicores

被引:1
|
作者
Sridharan, Aswinkumar [1 ]
Seznec, Andre [1 ]
机构
[1] INRIA IRISA, Campus Beaulieu, F-35042 Rennes, France
关键词
Footprint-number; Discrete Priorities; More cores than associativity;
D O I
10.1109/IPDPS.2016.30
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multi-core processors employ shared Last Level Caches (LLC). This trend will continue in the future with large multi-core processors (16 cores and beyond) as well. At the same time, the associativity of LLC tends to remain in the order of sixteen. Consequently, with large multicore processors, the number of cores that share the LLC becomes larger than the associativity of the cache itself. LLC management policies have been extensively studied for small scale multi-cores (4 to 8 cores) and associativity degree in the 16 range. However, the impact of LLC management on large multi-cores is essentially unknown, in particular when the associativity degree is smaller than the number of cores. In this study, we introduce Adaptive Discrete and deprioritized Application PrioriTization (ADAPT), an LLC management policy addressing the large multi-cores where the LLC associativity degree is smaller than the number of cores. ADAPT builds on the use of the Foot-print-number metric. We propose a monitoring mechanism that dynamically samples cache sets to estimate the Footprint-number of applications and classifies them into discrete (distinct and more than two) priority buckets. The cache replacement policy leverages this classification and assigns priorities to cache lines of applications during cache replacement operations. We further find that de-prioritizing certain applications during cache replacement is beneficial to the overall performance. We evaluate our proposal on 16, 20 and 24-core multi-programmed workloads and discuss other aspects in detail.
引用
收藏
页码:822 / 831
页数:10
相关论文
共 50 条
  • [1] Dynamic and discrete cache insertion policies for managing shared last level caches in large multicores
    Sridharan, Aswinkumar
    Seznec, Andre
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2017, 106 : 215 - 226
  • [2] Improving last level shared cache performance through mobile insertion policies (MIP)
    Abad, Pablo
    Prieto, Pablo
    Puente, Valentin
    Gregorio, Jose-Angel
    PARALLEL COMPUTING, 2015, 49 : 13 - 27
  • [3] Selective Cache Line Replication Scheme in Shared Last Level Cache
    Chaturvedi, Nitin
    Subramaniyan, Arun
    Gurunarayanan, S.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1095 - 1107
  • [4] Virtual Machine Scheduling for Multicores Considering Effects of Shared On-chip Last Level Cache Interference
    Kim, Shin-gyu
    Eom, Hyeonsang
    Yeom, Heon Y.
    2012 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2012,
  • [5] Locality-aware data replication in the last-level cache for large scale multicores
    Farrukh Hijaz
    Qingchuan Shi
    George Kurian
    Srinivas Devadas
    Omer Khan
    The Journal of Supercomputing, 2016, 72 : 718 - 752
  • [6] Locality-aware data replication in the last-level cache for large scale multicores
    Hijaz, Farrukh
    Shi, Qingchuan
    Kurian, George
    Devadas, Srinivas
    Khan, Omer
    JOURNAL OF SUPERCOMPUTING, 2016, 72 (02): : 718 - 752
  • [7] Filter cache: filtering useless cache blocks for a small but efficient shared last-level cache
    Bae, Han Jun
    Choi, Lynn
    JOURNAL OF SUPERCOMPUTING, 2020, 76 (10): : 7521 - 7544
  • [8] Filter cache: filtering useless cache blocks for a small but efficient shared last-level cache
    Han Jun Bae
    Lynn Choi
    The Journal of Supercomputing, 2020, 76 : 7521 - 7544
  • [9] Cooperatively Managing Dynamic Writeback and Insertion Policies in a Last-level DRAM Cache
    Yin, Shouyi
    Li, Jiakun
    Liu, Leibo
    Wei, Shaojun
    Guo, Yike
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 187 - 192
  • [10] ULCC: A User-Level Facility for Optimizing Shared Cache Performance on Multicores
    Ding, Xiaoning
    Wang, Kaibo
    Zhang, Xiaodong
    ACM SIGPLAN NOTICES, 2011, 46 (08) : 103 - 112