Edge and data adaptive equalization of serial-link transceivers

被引：28

作者：

Wong, Koon-Lun Jackie ^{[1
]}

Chen, E-Hung ^{[2
]}

Yang, Chih-Kong Ken ^{[2
]}

机构：

[1] Broadcom Corp, Irvine, CA 92617 USA

[2] Univ Calif Los Angeles, Los Angeles, CA 90095 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2008年 / 43卷 / 09期

关键词：

bit-error rate; CDR; equalizer; I/O link; ISI; LMS adaptation;

D O I：

10.1109/JSSC.2008.2001876

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Limited channel bandwidth introduces inter-symbol interference (ISI) at both data and edge samples. In addition to the ISI at data samples, ISI at the edge samples (edge ISI) increases the bit error rate (BER) by degrading on the eye diagram and increasing the jitter of the clock and data recovery (CDR). This work proposes a forward FIR equalizer and a decision-feedback equalizer (DFE) that compensate for both data and edge samples. To adapt both the data and edge equalizers, a modified LMS adaptation algorithm is introduced to achieve convergence. A transmitter and receiver are implemented in 0.13 mu m and 0.18 mu m technologies respectively. The edge ISI is improved by 20% and the jitter is improved by 10% in measurement. The link operates over a 120 '' FR4 channel with 24 dB attenuation at Nyquist frequency, and the BER is below 10(-14) at 3.6 Gb/s.

引用

页码：2157 / 2169

页数：13

共 50 条

[1] Testable design for advanced serial-link transceivers
Lin, Mitchell
Cheng, Kwang-Ting
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 695 - 700
[2] A 40 Gb/s CMOS Serial-Link Receiver With Adaptive Equalization and Clock/Data Recovery
Liao, Chih-Fan
Liu, Shen-Iuan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) : 2492 - 2502
[3] A PWM and PAM signaling hybrid technology for serial-link transceivers
Yang, Ching-Yuan
Lee, Yu
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (05) : 1058 - 1070
[4] Equalization and clock and data recovery techniques for 10-gb/s CMOS serial-link receivers
Gondi, Srikanth
Razavi, Behzad
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (09) : 1999 - 2011
[5] A 10-Gb/s CMOS serial-link receiver using eye-opening monitoring for adaptive equalization and for clock and data recovery
Suttorp, Thomas
Langmann, Ulrich
PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 277 - 280
[6] The eyes have it in serial-link testing
Maliniak, David
Electronic Design, 2010, 58 (11)
[7] A 5-Gb/s Serial-Link Redriver With Adaptive Equalizer and Transmitter Swing Enhancement
Liu, Haiqi
Wang, Yanbo
Xu, Changxi
Chen, Xinqing
Lin, Lei
Yu, Yue
Wang, Wei
Majumder, Amit
Chui, Gene
Brown, Dave
Fang, Al
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (04) : 1001 - 1011
[8] Disturbance Response of Two-Link Underactuated Serial-Link Chains
Balasubramanian, Ravi
Belter, Joseph T.
Dollar, Aaron M.
JOURNAL OF MECHANISMS AND ROBOTICS-TRANSACTIONS OF THE ASME, 2012, 4 (02):
[9] Adaptive equalization and data recovery in a dual-mode (PAM2/4) serial link transceiver
Stojanovic, V
Ho, A
Garlepp, B
Chen, F
Wei, J
Alon, E
Werner, C
Zerbe, J
Horowitz, MA
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 348 - 351
[10] A 2.5Gbps serial-link data transceiver in a 0.35 μm digital CMOS technology
Chen, WZ
Weng, MC
PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 232 - 235

← 1 2 3 4 5 →