共 50 条
- [41] DEFECT-FREE ELECTROPLATING OF HIGH ASPECT RATIO THROUGH SILICON VIAS: ROLE OF SIZE AND ASPECT RATIO 2019 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2019,
- [42] Fabrication and electrical characteristics of a novel interposer with polymer liner and silicon pillars with ultra-low-resistivity as through-silicon-vias (TSVs) for 2.5D/3D applications MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2015, 21 (10): : 2207 - 2214
- [43] Fabrication and electrical characteristics of a novel interposer with polymer liner and silicon pillars with ultra-low-resistivity as through-silicon-vias (TSVs) for 2.5D/3D applications Microsystem Technologies, 2015, 21 : 2207 - 2214
- [47] Multimaterial Nanoporous Membranes Shaped through High Aspect-Ratio Sacrificial Silicon Nanostructures ACS OMEGA, 2017, 2 (06): : 2387 - 2394
- [49] Formation of High-Aspect-Ratio Through Silicon Vias (TSVs) with A Broad Range of Diameter by Uniform Metal-assisted Chemical Etching (MaCE) 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1746 - 1751