On the efficiency of stress techniques in gate-last n-type bulk FinFETs

被引：5

作者：

Eneman, Geert ^{[1
]}

Collaert, Nadine ^{[1
]}

Veloso, Anabela ^{[1
]}

De Keersgieter, An ^{[1
]}

De Meyer, Kristin ^{[1
,2
]}

Hoffmann, Thomas Y. ^{[1
]}

Horiguchi, Naoto ^{[1
]}

Thean, Aaron ^{[1
]}

机构：

[1] IMEC, B-3001 Heverlee, Belgium

[2] Katholieke Univ Leuven, ESAT INSYS, Louvain, Belgium

来源：

SOLID-STATE ELECTRONICS | 2012年 / 74卷

关键词：

FinFET; n-Type MOSFET; Strain; Stress; TCAD; Replacement gate;

D O I：

10.1016/j.sse.2012.04.006

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a TCAD study on the effectiveness of stress techniques on bulk FinFETs and planar nFETs, comparing gate-first and gate-last schemes. It is shown that strained Contact Etch-Stop Layers (CESLs) are about 30-40% less effective in narrow FinFETs than on planar FETs when a gate-first scheme is used. On the other hand, using a gate-last scheme significantly enhances CESL effectiveness both on FinFETs and planar FETs, especially when the device width is scaled. A tensile gate fill material leads to a completely different channel stress configuration in gate-last than in gate-first nFETs. While for gate-first FinFETs, this leads to up to 10% mobility improvement at narrow widths, mobility degradation is predicted when tensile gates are used in a gate-last configuration. For this stressor, FinFETs show a different width dependence than planar FETs due to perpendicular stress in the fin sidewall, leading overall to higher mobilities in FinFETs than in their planar counterparts. (c) 2012 Elsevier Ltd. All rights reserved.

引用

页码：19 / 24

页数：6

共 50 条

[31] Doping efficiency in n-type InP nanowires
Besteiro, Lucas V.
Tortajada, Luis
Souto, J.
Gallego, L. J.
Chelikowsky, James R.
Alemany, M. M. G.
PHYSICAL REVIEW B, 2013, 88 (11):
[32] High Thermoelectric Efficiency of n-type PbS
Wang, Heng
Schechtel, Eugen
Pei, Yanzhong
Snyder, G. Jeffrey
ADVANCED ENERGY MATERIALS, 2013, 3 (04) : 488 - 495
[33] Impact of gate metal-induced stress on performance modulation in gate-last metal-oxide-semiconductor field-effect transistors
Matsuki, Takeo
Mise, Nobuyuki
Inumiya, Seiji
Eimori, Takahisa
Nara, Yasuo
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (5B): : 3181 - 3184
[34] Performance Comparison of n-Type Si Nanowires, Nanosheets, and FinFETs by MC Device Simulation
Bufler, F. M.
Ritzenthaler, R.
Mertens, H.
Eneman, G.
Mocuta, A.
Horiguchi, N.
IEEE ELECTRON DEVICE LETTERS, 2018, 39 (11) : 1628 - 1631
[35] Electrothermal Effects on Hot Carrier Injection Reliability of n-Type FinFETs in Ring Oscillators
Min, Qiu
Li, Er-Ping
Wang, Yi-Min
Chen, Wenchao
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (02) : 1191 - 1198
[36] Electrical Performance of Dense and Isolated n-type FinFETs in Micro-loading Effect
Wang, Mu-Chun
Lin, Jian-Liang
Jhuang, De-Huang
Liao, Wen-Shiang
Lai, Yi-De
Lan, Wen-How
Wang, Shea-Jue
2015 INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2015,
[37] Monte Carlo Comparison of n-Type and p-Type Nanosheets With FinFETs: Effect of the Number of Sheets
Bufler, F. M.
Jang, D.
Hellings, G.
Eneman, G.
Matagne, P.
Spessot, A.
Na, M. H.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (11) : 4701 - 4704
[38] Impact of bulk impurity contamination on the performance of high-efficiency n-type silicon solar cells
Richter, Armin
Benick, Jan
Fell, Andreas
Hermle, Martin
Glunz, Stefan W.
PROGRESS IN PHOTOVOLTAICS, 2018, 26 (05): : 342 - 350
[39] Electrical Characteristics of n-Type FinFETs Under VT Ion Implantation on SOI Substrate
Shen, Tien-Szu
Chou, Ching-Chuan
Wang, Mu-Chun
Liao, Wen-Shiang
Chao, Ting-Wei
Lan, Wen-How
IEEE TRANSACTIONS ON PLASMA SCIENCE, 2019, 47 (02) : 1145 - 1151
[40] Improved independent gate N-type FinFET fabrication and characterization
Fried, DM
Duster, JS
Kornegay, KT
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (09) : 592 - 594

← 1 2 3 4 5 →