CoScale: Coordinating CPU and Memory System DVFS in Server Systems

被引:107
|
作者
Deng, Qingyuan [1 ]
Meisner, David
Bhattacharjee, Abhishek [1 ]
Wenisch, Thomas F.
Bianchini, Ricardo [1 ]
机构
[1] Rutgers State Univ, Piscataway, NJ 08855 USA
关键词
D O I
10.1109/MICRO.2012.22
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recent work has introduced memory system dynamic voltage and frequency scaling (DVFS), and has suggested that balanced scaling of both CPU and the memory system is the most promising approach for conserving energy in server systems. In this paper, we first demonstrate that CPU and memory system DVFS often conflict when performed independently by separate controllers. In response, we propose CoScale, the first method for effectively coordinating these mechanisms under performance constraints. CoScale relies on execution profiling of each core via (existing and new) performance counters, and models of core and memory performance and power consumption. CoScale explores the set of possible frequency settings in such a way that it efficiently minimizes the full-system energy consumption within the performance bound. Our results demonstrate that, by effectively coordinating CPU and memory power management, CoScale conserves a significant amount of system energy compared to existing approaches, while consistently remaining within the prescribed performance bounds. The results also show that CoScale conserves almost as much system energy as an offline, idealized approach.
引用
收藏
页码:143 / 154
页数:12
相关论文
共 50 条
  • [31] Online MPI process mapping for coordinating locality and memory congestion on NUMA systems
    Agung M.
    Amrizal M.A.
    Egawa R.
    Takizawa H.
    1600, South Ural State University, Publishing Center (07): : 71 - 90
  • [32] Routines and transactive memory systems: Creating, coordinating, retaining, and transferring knowledge in organizations
    Argote, Linda
    Guo, Jerry M.
    RESEARCH IN ORGANIZATIONAL BEHAVIOR: AN ANNUAL SERIES OF ANALYTICAL ESSAYS AND CRITICAL REVIEWS, VOL 36, 2016, 36 : 65 - 84
  • [33] Study on the Micro-Channel Two-Phase Heat Exchanging System for Server CPU Cooling
    Key Laboratory of Thermal Science and Power Engineering of Ministry of Education, Department of Engineering Mechanics, Tsinghua University, Beijing
    100084, China
    不详
    130033, China
    Kung Cheng Je Wu Li Hsueh Pao, 2020, 1 (161-168): : 161 - 168
  • [34] System Control Design for Generalized Switched Server Systems
    Wang Xingxuan
    Zheng Da-Zhong
    PROCEEDINGS OF THE 29TH CHINESE CONTROL CONFERENCE, 2010, : 1529 - 1534
  • [35] Ensuring system performance for cluster and single server systems
    Avritzer, Alberto
    Bondi, Andre
    Weyuker, Elaine J.
    JOURNAL OF SYSTEMS AND SOFTWARE, 2007, 80 (04) : 441 - 454
  • [36] In-Depth Analyses of Unified Virtual Memory System for CPU Accelerated Computing
    Allen, Tyler
    Ge, Rong
    SC21: INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2021,
  • [37] Memory Access Algorithm for Low Energy CPU/GPU Heterogeneous Systems With Hybrid DAM/NVM Memory Architecture
    Chien, Tsai-Kan
    Chiou, Lih-Yih
    Cheng, Chieh-Wen
    Sheu, Shyh-Shyuan
    Wang, Pei-Hua
    Tsai, Ming-Jinn
    Wu, Chih-I
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 461 - 464
  • [38] Research on Information Memory of Location Server with SIP in Distance Education System
    Liu, Shuxian
    Cui, Qing
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATION, ELECTRONICS AND AUTOMATION ENGINEERING, 2013, 181 : 387 - 391
  • [39] Raptor: Mitigating CPU-GPU False Sharing Under Unified Memory Systems
    Rafi, Md Erfanul Haque
    Williams, Kaylee
    Qasem, Apan
    2022 IEEE 13TH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2022, : 41 - 48
  • [40] Memory streaming acceleration for embedded systems with CPU-accelerator cooperative data processing
    Lee, Kwangho
    Kong, Joonho
    Kim, Young Geun
    Chung, Sung Woo
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 71