SilverChunk: An Efficient In-Memory Parallel Graph Processing System

被引:0
|
作者
Zheng, Tianqi [1 ,2 ]
Zhang, Zhibin [1 ]
Cheng, Xueqi [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Comp Technol, Key Lab Network Data Sci & Technol, Beijing, Peoples R China
[2] Univ Chinese Acad Sci, Beijing, Peoples R China
关键词
Graph processing; Parallel scheduling; Chunking;
D O I
10.1007/978-3-030-27618-8_17
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
One of the main constructs of graph processing is the two-level nested loop structure. Parallelizing nested loops is notoriously unfriendly to both CPU and memory access when dealing with real graph data due to its skewed distribution. To address this problem, we present SilverChunk, a high performance graph processing system. SilverChunk builds edge chunks of equal size from original graphs and unfolds nested loops statically in pull-based executions (VR-Chunk) and dynamically in push-based executions (D-Chunk). VR-Chunk slices the entire graph into several chunks. A virtual vertex is generated pointing to the first half of each sliced edge list so that no edge list lives in more than one chunk. D-Chunk builds its chunk list via binary searching over the prefix degree sum array of the active vertices. Each chunk has a local buffer for conflict-free maintenance of the next frontier. By changing the units of scheduling from edges to chunks, SilverChunk achieves better CPU and memory utilization. SilverChunk provides a high level programming interface combined with multiple optimization techniques to help developing efficient graph processing applications. Our evaluation results reveal that SilverChunk outperforms state-of-the-art shared-memory graph processing systems by up to 4x, including Gemini, Grazelle, etc. Moreover, it has lower memory overheads and nearly zero pre-processing time.
引用
收藏
页码:222 / 236
页数:15
相关论文
共 50 条
  • [1] Efficient In-Memory Processing Using Spintronics
    Chowdhury, Zamshed
    Harms, Jonathan D.
    Khatamifard, S. Karen
    Zabihi, Masoud
    Lv, Yang
    Lyle, Andrew P.
    Sapatnekar, Sachin S.
    Karpuzcu, Ulya R.
    Wang, Jian-Ping
    [J]. IEEE COMPUTER ARCHITECTURE LETTERS, 2018, 17 (01) : 42 - 46
  • [2] SparseMEM: Energy-efficient Design for In-memory Sparse-based Graph Processing
    Zahedi, Mahdi
    Custers, Geert
    Shahroodi, Taha
    Gaydadjiev, Georgi
    Wong, Stephan
    Hamdioui, Said
    [J]. 2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [3] Employing In-Memory Data Grids for Distributed Graph Processing
    Tasci, Serafettin
    Demirbas, Murat
    [J]. PROCEEDINGS 2015 IEEE INTERNATIONAL CONFERENCE ON BIG DATA, 2015, : 1856 - 1864
  • [4] Fast and Efficient In-Memory Big Data Processing
    Malik, Babur Hayat
    Maryam, Maliha
    Khalid, Myda
    Khlaid, Javaria
    Rehman, Naj Am Ur
    Sajjad, Syeda Iqra
    Islam, Tanveer
    Butt, Umair Ahmed
    Raza, Ali
    Nasr, M. Saad
    [J]. INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2019, 10 (05) : 517 - 524
  • [5] Efficient In-Memory Point Cloud Query Processing
    Teuscher, Balthasar
    Geissendoerfer, Oliver
    Luo, Xuanshu
    Li, Hao
    Anders, Katharina
    Holst, Christoph
    Werner, Martin
    [J]. RECENT ADVANCES IN 3D GEOINFORMATION SCIENCE, 3D GEOINFO 2023, 2024, : 267 - 286
  • [6] Toward Efficient Processing of Spatio-temporal Workloads in a Distributed In-memory System
    Memarzia, Puya
    Patrou, Maria
    Alam, Md Mahbub
    Ray, Suprio
    Bhavsar, Virendra C.
    Kent, Kenneth B.
    [J]. 2019 20TH INTERNATIONAL CONFERENCE ON MOBILE DATA MANAGEMENT (MDM 2019), 2019, : 118 - 127
  • [7] LUPIS: Latch-Up Based Ultra Efficient Processing In-Memory System
    Sim, Joonseop
    Imani, Mohsen
    Choi, Woojin
    Kim, Yeseong
    Rosing, Tajana
    [J]. 2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 55 - 60
  • [8] Memory Processing Unit for In-Memory Processing
    Ben Hur, Rotem
    Kvatinsky, Shahar
    [J]. PROCEEDINGS OF THE 2016 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2016, : 171 - 172
  • [9] eAP: A Scalable and Efficient In-Memory Accelerator for Automata Processing
    Sadredini, Elaheh
    Rahimi, Reza
    Verma, Vaibhav
    Stan, Mircea
    Skadron, Kevin
    [J]. MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2019, : 87 - 99
  • [10] An Energy-Efficient In-Memory Accelerator for Graph Construction and Updating
    Chen, Mingkai
    Liu, Cheng
    Liang, Shengwen
    He, Lei
    Wang, Ying
    Zhang, Lei
    Li, Huawei
    Li, Xiaowei
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (06) : 1781 - 1793