Performance Study of Two-Dimensional Orthogonal Systolic Array Matric Multiplication

被引:0
|
作者
Shapri, A. H. M. [1 ]
Rahman, N. A. Z. [1 ]
Mazalan, M. [1 ]
机构
[1] Univ Malaysia Perlis, Sch Microelect Engn, Jejawi 02600, Perlis, Malaysia
来源
INFORMATICS ENGINEERING AND INFORMATION SCIENCE, PT II | 2011年 / 252卷
关键词
orthogonal systolic array; matrix multiplication; perl scripting;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The systolic array implementation of artificial neural networks is one of the ideal solutions for communication problems generated by highly interconnected neurons. A systolic array is an arrangement of processors in an array where data flows synchronously across the array between neighbours, usually with different data flowing in different directions. The simulation of systolic array for matrix multiplication is the practical application in order to evaluate the performance of systolic array. In this paper, a two-dimensional orthogonal systolic array for matrix multiplication is presented. Perl scripting language is used to simulate a two-dimensional orthogonal systolic array compared to conventional matrix multiplication in terms of average execution time. The comparison is made using matrices of size 5xM versus Mx5 which M ranges from 1 to 10, 10 to 100 and 100 to 1000. The orthogonal systolic array results show better average execution time when M is more than 30 compared to conventional matrix multiplication when the size of the matrix multiplication is increased.
引用
收藏
页码:1 / 13
页数:13
相关论文
共 50 条
  • [1] Performance Study of Two-Dimensional Orthogonal Systolic Array
    Shapri, Ahmad Husni Mohd
    Rahman, Norazeani Abdul
    Wahid, Mohamad Halim Abd
    SOFTWARE ENGINEERING AND COMPUTER SYSTEMS, PT 2, 2011, 180 : 567 - 574
  • [2] IMPLEMENTATION OF MATRIX OPERATIONS ON THE TWO-DIMENSIONAL SYSTOLIC ARRAY TESTBED
    SYMANSKI, JJ
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 431 : 136 - 142
  • [3] A Truly Two-Dimensional Systolic Array FPGA Implementation of QR Decomposition
    Wang, Xiaojun
    Leeser, Miriam
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2009, 9 (01) : 3
  • [4] Efficient two-dimensional systolic array architecture for multilayer neural network
    Amin, H
    Curtis, KM
    Hayes-Gill, BR
    ELECTRONICS LETTERS, 1997, 33 (24) : 2055 - 2056
  • [5] PROGRAMMABLE MODIFIED SYSTOLIC ARRAY FOR FAST ONE-DIMENSIONAL AND TWO-DIMENSIONAL CONVOLUTIONS
    BORGHESI, L
    GIULIANO, E
    MUSSO, G
    CABIATI, F
    OTTONELLO, P
    JOURNAL OF THE OPTICAL SOCIETY OF AMERICA A-OPTICS IMAGE SCIENCE AND VISION, 1986, 3 (09): : 1561 - 1565
  • [6] A study of a two-dimensional resistivity and IP array
    Lu, KL
    Macnae, J
    Buselli, J
    PROCEEDINGS OF THE SYMPOSIUM ON THE APPLICATION OF GEOPHYSICS TO ENGINEERING AND ENVIRONMENTAL PROBLEMS, 1999, : 951 - 960
  • [7] FIBEROPTIC MATRIX MULTIPLIER USING A TWO-DIMENSIONAL SYSTOLIC-ARRAY ARCHITECTURE
    SHABEER, M
    ANDONOVIC, I
    CULSHAW, B
    OPTICS LETTERS, 1987, 12 (11) : 959 - 961
  • [9] Two-Dimensional Systolic-Array Architecture for Pixel-Level Vision Tasks
    Vijverberg, Julien A.
    de With, Peter H. N.
    REAL-TIME IMAGE AND VIDEO PROCESSING 2010, 2010, 7724
  • [10] Performance modeling and evaluation of a two-dimensional disk array system
    Lee, CS
    Parng, TM
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1996, 38 (01) : 16 - 27