共 50 条
- [21] A Novel Design of Reversible Multiplier Circuit [J]. INTERNATIONAL JOURNAL OF ENGINEERING, 2013, 26 (06): : 577 - 585
- [22] An Efficient Reversible Cryptographic Circuit Design [J]. 2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
- [24] A New Gate for Low Cost Design of All-optical Reversible Logic Circuit [J]. 2015 INTERNATIONAL CONFERENCED ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2015), 2015,
- [25] Using the Asynchronous Paradigm for Reversible Sequential Circuit Implementation [J]. 2012 42ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2012, : 305 - 310
- [26] Minimal reversible circuit synthesis on a DNA computer [J]. NATURAL COMPUTING, 2017, 16 (03) : 463 - 472
- [27] The Reversible Network Cascade Based on Reversible Logic Gate Coding Method [J]. FIFTH INTERNATIONAL CONFERENCE ON INFORMATION ASSURANCE AND SECURITY, VOL 1, PROCEEDINGS, 2009, : 213 - 216
- [28] On Adder Design using a Reversible Logic Gate [J]. EHAC'09: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON ELECTRONICS, HARDWARE, WIRELESS AND OPTIONAL COMMUNICATIONS, 2010, : 131 - +
- [29] Minimal reversible circuit synthesis on a DNA computer [J]. Natural Computing, 2017, 16 : 463 - 472