System-on-chip architecture with media DSP and RISC core for media application

被引:0
|
作者
Peng, L [1 ]
机构
[1] Zhejiang Univ, Dept Informat Sci & Elect Engn, Hangzhou 310027, Peoples R China
来源
关键词
system-on-chip; RISC; DSP; TV encoder; MPEG; media processor;
D O I
暂无
中图分类号
TB8 [摄影技术];
学科分类号
0804 ;
摘要
Systems-on-chips provide single-chip solutions in many embedded applications to meet the applications size and power requirements. Media processing such as real-time compression and decompression of video signal is now expected to be the driving force in the evolution of media processor. The MediaSoC322xA consists of two fully programmable processor cores and integrates digital video encoder. The programmable cores toward a particular class of algorithms: the MediaDSP3200 for RISC/DSP oriented functions and multimedia processing, and the RISC3200 for bit stream processing and control function. Dedicated interface units for DRAM, SDRAM, Flash, SRAM, on screen display and the digital video encoder are connected via a 32-bit system bus with the processor cores. The MediaSoC322xA is fabricated in a 0.18um 6LM standard-cell SMIC CMOS technology, occupies about 20mm(2), and operates at 180MHz. The MeidaSoC322xA are used to audio/video decoder for embedded multimedia application.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] A reconfigurable architecture for DSP system-on-chip
    Dung, LR
    Lee, YL
    Wu, CM
    [J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 109 - 113
  • [2] HiBRID-SoC: A system-on-chip architecture with two multimedia DSPs and a RISC core
    Friebe, L
    Stolberg, HJ
    Berekovic, M
    Moch, S
    Kulaczewski, MB
    Dehnhardt, A
    Pirsch, P
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 85 - 88
  • [3] MediaSoC: A system-on-chip architecture for multimedia application
    Liu, P
    Wang, WD
    Xiao, ZB
    Lai, LY
    Teng, ZW
    Yu, GJ
    Yao, YB
    Chen, KM
    Jiang, ZD
    Zhang, YX
    Zhou, J
    Cai, WG
    Zhai, ZB
    Shi, C
    Yao, QD
    [J]. PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 161 - 164
  • [4] Lightweight Secure-Boot Architecture for RISC-V System-on-Chip
    Haj-Yahya, Jawad
    Wong, Ming Ming
    Pudi, Vikramkumar
    Bhasin, Shivam
    Chattopadhyay, Anupam
    [J]. PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 216 - 223
  • [5] System level design in embedded stream media process system-on-chip using application profiling
    Wang, Dawei
    Li, Sikun
    Zhao, Peng
    [J]. SECOND WORKSHOP ON DIGITAL MEDIA AND ITS APPLICATION IN MUSEUM & HERITAGE, PROCEEDINGS, 2007, : 353 - 358
  • [6] ITUS: A Secure RISC-V System-on-Chip
    Kumar, Vinay B. Y.
    Chattopadhyay, Anupam
    Haj-Yahya, Jawad
    Mendelson, Avi
    [J]. 32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 418 - 423
  • [7] A core generator for fully synthesizable and highly parameterizable RISC-cores for system-on-chip designs
    Berekovic, M
    Heistermann, D
    Pirsch, P
    [J]. 1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS-SIPS 98: DESIGN AND IMPLEMENTATION, 1998, : 561 - 568
  • [8] System-on-chip design with dataflow architecture
    Wu, BF
    Peng, CL
    [J]. PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOL 2, 2004, : 712 - 716
  • [9] System-on-Chip Architecture for Speech Recognition
    Wu, Gin-Der
    Kuo, Kuei-Ting
    [J]. JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2010, 26 (03) : 1073 - 1089
  • [10] IP Core Based Architecture of Telecommand System-on-Chip (SoC) for Spacecraft applications
    Rajesvari, R.
    Manoj, G.
    Ponrani, Angelin M.
    Annie, Merin Joy
    [J]. INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, IMAGE PROCESSING AND PATTERN RECOGNITION (ICSIPR 2013), 2013, : 163 - 168