共 50 条
- [1] A reconfigurable architecture for DSP system-on-chip [J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 109 - 113
- [2] HiBRID-SoC: A system-on-chip architecture with two multimedia DSPs and a RISC core [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 85 - 88
- [3] MediaSoC: A system-on-chip architecture for multimedia application [J]. PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 161 - 164
- [4] Lightweight Secure-Boot Architecture for RISC-V System-on-Chip [J]. PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 216 - 223
- [5] System level design in embedded stream media process system-on-chip using application profiling [J]. SECOND WORKSHOP ON DIGITAL MEDIA AND ITS APPLICATION IN MUSEUM & HERITAGE, PROCEEDINGS, 2007, : 353 - 358
- [6] ITUS: A Secure RISC-V System-on-Chip [J]. 32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 418 - 423
- [7] A core generator for fully synthesizable and highly parameterizable RISC-cores for system-on-chip designs [J]. 1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS-SIPS 98: DESIGN AND IMPLEMENTATION, 1998, : 561 - 568
- [8] System-on-chip design with dataflow architecture [J]. PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOL 2, 2004, : 712 - 716
- [10] IP Core Based Architecture of Telecommand System-on-Chip (SoC) for Spacecraft applications [J]. INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, IMAGE PROCESSING AND PATTERN RECOGNITION (ICSIPR 2013), 2013, : 163 - 168