共 50 条
- [1] SoC-Level Risk Assessment Using FMEA Approach in System Design with SystemC [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2009, : 82 - +
- [2] Using an innovative SoC-level FMEA methodology to design in compliance with IEC61508 [J]. 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 492 - 497
- [3] Impact of SpecC and SystemC in the SoC design methodology [J]. WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL 1, PROCEEDINGS: INFORMATION SYSTEMS DEVELOPMENT, 2001, : 492 - 495
- [4] A SoC design methodology involving a UML 2.0 profile for SystemC [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 704 - 709
- [7] Benchmarking of SoC-level Hardware Vulnerabilities: A Complete Walkthrough [J]. 2023 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2023, : 205 - 210
- [9] Reusable Platform Design Methodology For SoC Integration And Verification [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 78 - 81
- [10] Design of SoC Verification Platform Based on VMM Methodology [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 1272 - 1275