SoC-Level Fault Injection Methodology in SystemC Design Platform

被引:0
|
作者
Chen, Yung-Yuan [1 ]
Wang, Yi-Chiang [1 ]
Peng, Aan-Min [1 ]
机构
[1] Chung Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu, Taiwan
关键词
FMEA; reliability; system-on-chip; SystemC; system bus fault injection;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Intelligent systems, such as intelligent car driving system or intelligent robot, require it stringent reliability while the systems are in operation. As system-on-chip (SoC) becomes prevalent In the intelligent system applications, the reliability issue of SoC is getting more attention in the design industry while the SoC fabrication enters the very deep submicron technology. In this study, we present a new approach of system bus fault injection in SystemC design platform, which can be used to assist us in performing the failure mode and effects analysis (FMEA) procedure during the SoC design phase. We demonstrate the feasibility of the proposed fault injection mechanism with an experimental ARM-based system.
引用
收藏
页码:680 / 687
页数:8
相关论文
共 50 条
  • [1] SoC-Level Risk Assessment Using FMEA Approach in System Design with SystemC
    Chen, Yung-Yuan
    Hsu, Chung-Hsien
    Leu, Kuen-Long
    [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2009, : 82 - +
  • [2] Using an innovative SoC-level FMEA methodology to design in compliance with IEC61508
    Mariani, Riccardo
    Boschi, Gabriele
    Colucci, Federico
    [J]. 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 492 - 497
  • [3] Impact of SpecC and SystemC in the SoC design methodology
    Olivarez, ML
    [J]. WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL 1, PROCEEDINGS: INFORMATION SYSTEMS DEVELOPMENT, 2001, : 492 - 495
  • [4] A SoC design methodology involving a UML 2.0 profile for SystemC
    Riccobene, E
    Scandurra, P
    Rosti, A
    Bocchio, S
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 704 - 709
  • [5] Preview USB performance in an SOC design using a SystemC virtual platform
    Jain, K
    Jindal, R
    Middha, B
    Smart, R
    [J]. EDN, 2006, 51 (04) : 37 - +
  • [6] SoC-Level Safety-Oriented Design Process in Electronic System Level Development Environment
    Lu, Kuen-Long
    Chen, Yung-Yuan
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (14)
  • [7] Benchmarking of SoC-level Hardware Vulnerabilities: A Complete Walkthrough
    Tarek, Shams
    Al Shaikh, Hasan
    Rajendran, Sree Ranjani
    Farahmandi, Farimah
    [J]. 2023 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2023, : 205 - 210
  • [8] Facilitating the design of fault tolerance in transaction level SystemC programs
    Ebnenasir, Ali
    Hajisheykhi, Reza
    Kulkarni, Sandeep S.
    [J]. THEORETICAL COMPUTER SCIENCE, 2013, 496 : 50 - 68
  • [9] Reusable Platform Design Methodology For SoC Integration And Verification
    Cho, Kwanghyun
    Kim, Jaebeom
    Jung, Euibong
    Kim, Sik
    Li, Zhenmin
    Cho, Young-Rae
    Min, Byeong
    Choi, Kyu-Myung
    [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 78 - 81
  • [10] Design of SoC Verification Platform Based on VMM Methodology
    Kong, Lu
    Wu, Wu-Chen
    He, Yong
    He, Ming
    Zhou, Zhong-Hua
    [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 1272 - 1275