共 50 条
- [1] Optimization of DRAM based PIM Architecture for Energy-Efficient Deep Neural Network Training [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1472 - 1476
- [3] Challenges in Energy-Efficient Deep Neural Network Training with FPGA [J]. 2020 IEEE/CVF CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION WORKSHOPS (CVPRW 2020), 2020, : 1602 - 1611
- [4] Scalable and Energy-Efficient NN Acceleration with GPU-ReRAM Architecture [J]. APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023, 2023, 14251 : 230 - 244
- [5] An Energy-Efficient Systolic Pipeline Architecture for Binary Convolutional Neural Network [J]. 2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
- [7] Computational Storage for an Energy-Efficient Deep Neural Network Training System [J]. EURO-PAR 2023: PARALLEL PROCESSING, 2023, 14100 : 304 - 319
- [8] A Lazy Engine for High-utilization and Energy-efficient ReRAM-based Neural Network Accelerator [J]. 2022 IEEE 20TH INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS (INDIN), 2022, : 140 - 145
- [9] Energy-Efficient Architecture for Neural Spikes Acquisition [J]. 2018 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS): ADVANCED SYSTEMS FOR ENHANCING HUMAN HEALTH, 2018, : 439 - 442
- [10] An Energy-Efficient Convolutional Neural Network Processor Architecture Based on a Systolic Array [J]. APPLIED SCIENCES-BASEL, 2022, 12 (24):