10-Gb/s BM-CDR Circuit With Synchronous Data Output for Optical Networks

被引：6

作者：

Yu, Runxiang ^{[1
]}

Proietti, Roberto ^{[1
]}

Yin, Shuang ^{[1
]}

Kurumida, Junya ^{[2
]}

Ben Yoo, S. J. ^{[1
]}

机构：

[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA

[2] Natl Inst Adv Ind Sci & Technol, NPRC, Tsukuba 3058568, Japan

来源：

IEEE PHOTONICS TECHNOLOGY LETTERS | 2013年 / 25卷 / 05期

关键词：

Bit synchronization; burst mode; clock and data recovery; multiphase clock; BURST-MODE CLOCK;

D O I：

10.1109/LPT.2013.2242461

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This letter presents a 10-Gb/s burst-mode clock and data recovery (BM-CDR) circuit based on an analog phase-picking method. The experiment demonstrates that the proposed BM-CDR circuit is able to align the BM data to a local clock with a phase alignment accuracy of +/-pi/4, a 25-ns latency and zero bit loss. The circuit further resamples the aligned data using the local clock for jitter reduction. The experiment shows error-free operation of the BM-CDR circuit for burst-mode data packets with various phase delays.

引用

页码：508 / 511

页数：4

共 50 条

[21] A 10-Gb/s Dual-Loop Reference-less CDR with FD Controller
Kim, Sihan
Song, Changmin
Kim, Jinseok
Oh, Yonghun
Kim, Changwan
Jang, Young-Chan
2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 109 - 110
[22] An Injection-Controlled 10-Gb/s Burst-Mode CDR Circuit for a 1G/10G PON System
Katsurai, Hiroaki
Kamitsuna, Hideki
Koizumi, Hiroshi
Terada, Jun
Ohtomo, Yusuke
Shibata, Tsugumichi
IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (04) : 582 - 588
[23] 10-Gb/s Data Frame Generation Circuit with Frequency Modulation in 65-nm CMOS
Uemura, Hiromu
Furuichi, Kosuke
Koda, Natsuyuki
Inaba, Hiromi
Kishine, Keiji
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (02) : 238 - 245
[24] 10-Gb/s SiGe modulator drivers with 4.5 VPP output swing
Li, DU
Tsai, CM
Huang, LR
2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 261 - 262
[25] Optical clock recovery from 10-Gb/s NRZ signal
Betti, S
Bulli, C
Curti, F
Duca, E
Persia, S
Reale, A
Tosi-Beleffi, GM
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2004, 42 (06) : 435 - 437
[26] SI BIPOLAR CHIP SET FOR 10-GB/S OPTICAL RECEIVER
SUZAKI, T
SODA, M
MORIKAWA, T
TEZUKA, H
OGAWA, C
FUJITA, S
TAKEMURA, H
TASHIRO, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) : 1781 - 1786
[27] A 10-Gb/s CDR/DEMUX with LC delay line VCO in 0.18-μm CMOs
Rogers, JE
Long, JR
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) : 1781 - 1789
[28] A 10-Gb/s CMOS CDR and DEMUX IC with a quarter-rate linear phase detector
Byun, Sangjin
Lee, Jyung Chan
Shim, Jae Hoon
Kim, Kwangjoon
Yu, Hyun-Kyu
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (11) : 2566 - 2576
[29] A 10-gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector
Savoj, J
Razavi, B
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (05) : 761 - 768
[30] A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop
Rhee, W
Ainspan, H
Rylov, S
Rylyakov, A
Beakes, M
Friedman, D
Gowda, S
Soyuer, M
PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 81 - 84

← 1 2 3 4 5 →