A real-time FPGA-based architecture of improved ORB

被引:0
|
作者
Xie, Zizhao [1 ,2 ]
Wang, Yu [1 ,2 ]
Yan, Zhang [1 ]
Wang, Jianhui [2 ]
Zhong, Sheng [1 ,2 ]
机构
[1] Huazhong Univ Sci & Technol, Sci & Technol Multispectral Informat Proc Lab, Wuhan 430074, Hubei, Peoples R China
[2] Huazhong Univ Sci & Technol, Sch Artificial Intelligence & Automat, Wuhan 430074, Hubei, Peoples R China
基金
中国博士后科学基金; 美国国家科学基金会;
关键词
ORB; FPGA; real-time; pipeline architecture;
D O I
10.1117/12.2538037
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
This paper proposes a real-time FPGA based architecture of improved ORB. It proposes a strategy of redistribution of ORB feature points, which solves the problem of sorting FAST points of the whole image by response score. Besides, a strategy for offline generation of rBrief point pair patterns is proposed, which avoids online rotation of neighborhood pixels of feature points. These two strategies greatly reduce the resource consumption and processing clock cycles of the whole architecture. What's more, the data throughput of the feature extraction step and feature description step is maximized, and finally a completely pipeline architecture is obtained. Due to the tips for parallel processing and resource reuse, the hardware implementation of the proposed architecture costs very few resources and processing cycles. The experimental results show that this architecture can detect feature and extract descriptor from video streams of 1280x720 resolution at 161 frames per second (161 fps), and the extracted ORB features perform well.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] A Real-time FPGA-Based Architecture for OpenSURF
    Chen, Chaoxiu
    Yong, Huang
    Zhong, Sheng
    Yan, Luxin
    [J]. MIPPR 2015: PATTERN RECOGNITION AND COMPUTER VISION, 2015, 9813
  • [2] FPGA-based ORB Feature Extraction for Real-Time Visual SLAM
    Fang, Weikang
    Zhang, Yanjun
    Yu, Bo
    Liu, Shaoshan
    [J]. 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), 2017, : 275 - 278
  • [3] A FPGA-based Architecture for Real-Time Image Matching
    Wang, Jianhui
    Zhong, Sheng
    Xu, Wenhui
    Zhang, Weijun
    Cao, Zhiguo
    [J]. MIPPR 2013: PARALLEL PROCESSING OF IMAGES AND OPTIMIZATION AND MEDICAL IMAGING PROCESSING, 2013, 8920
  • [4] FPGA-based architecture for motion recovering in real-time
    Arias-Estrada, M
    Maya-Rueda, SE
    Torres-Huitzil, C
    [J]. REAL-TIME IMAGING VI, 2002, 4666 : 116 - 123
  • [5] FPGA-Based Real-Time EMTP
    Chen, Yuan
    Dinavahi, Venkata
    [J]. IEEE TRANSACTIONS ON POWER DELIVERY, 2009, 24 (02) : 892 - 902
  • [6] Fully pipelined FPGA-based architecture for real-time SIFT extraction
    Vourvoulakis, John
    Kalomiros, John
    Lygouras, John
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 40 : 53 - 73
  • [7] FPGA-based architecture for real-time data reduction of ultrasound signals
    Soto-Cajiga, J. A.
    Pedraza-Ortega, J. C.
    Rubio-Gonzalez, C.
    Bandala-Sanchez, M.
    Romero-Troncoso, R. de J.
    [J]. ULTRASONICS, 2012, 52 (02) : 230 - 237
  • [8] FPGA-Based Parallel Hardware Architecture for Real-Time Image Classification
    Qasaimeh, Murad
    Sagahyroon, Assim
    Shanableh, Tamer
    [J]. IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2015, 1 (01) : 56 - 70
  • [9] A DSP/FPGA-based parallel architecture for real-time image processing
    Yan, Luxin
    Zhang, Tianxu
    Zhong, Sheng
    [J]. WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 610 - 610
  • [10] FPGA-based architecture for real-time IP video and image compression
    Maroulis, D.
    Sgouros, N.
    Chaikalis, D.
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5579 - +