Challenges in the Assembly of Large Die, High Bump Density Pb-Free Flip Chip Packages

被引:0
|
作者
Libres, Jeremias [1 ]
Robinson, Karen [1 ]
机构
[1] Texas Instruments Inc, Dallas, TX 75243 USA
关键词
Lead free assembly; flux compatibility; underfill challenges;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
It is well established that Sn/Pb flip chip bumps tend to solder more readily than the lead free Sn/Ag bumps. Underfill process is also well understood. For a large die, typically greater than 20 mm per side, with Pb-free bumps, the wetting and spreading appears to become less effective. Due to the higher reflow temperature requirement, a Pb-free compatible no clean flux is needed. Poor compatibility between the flux residue and the underfill can lead to the formation of voids, a potential reliability concern. These new fluxes are formulated to work well with most underfill chemistries. While this is generally the case for small die size applications, these new fluxes do not always work well with large dies and high bump count. Balancing the flux effectiveness in soldering and in achieving compatibility with the underfill is one of the most difficult challenges in getting a manufacturable Pb-free process on large dies. As next generation flip chip products move into tighter bump pitch and higher bump count, the process margin challenge will remain, if not increase. The process window for the rosin and the synthetic-based fluxes typically used in Sn/Pb application is much wider than the Pb-free fluxes. For Pb-free, soldering performance is sensitive to flux thickness, reflow profile, substrate pad surface finish/topography and substrate shrinkage. Underfill flow performance varies considerably with bump layout, density and aspect ratio. Because of the increased ratio of flux residue to underfill volume on high density bump designs, the underfill cure step is also becoming a major factor in the system. This paper gives a detailed description of the challenges encountered during assembly, such as the need for flux and underfill compatibility, flux selection process, underfill flow studies, flux height study, effect of dispense pattern, and the effect of underfill curing.
引用
收藏
页码:218 / 223
页数:6
相关论文
共 50 条
  • [41] Experimental and computational modelling characterisation of fine particle Pb-free solder paste volumes for flip chip assembly applications
    Jackson, GJ
    Hendriksen, MW
    Lu, H
    Ekere, NN
    TWENTY SEVENTH ANNUAL IEEE/CPMT/SEMI INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2002, : 304 - 309
  • [42] Development of Wafer Level Underfill Materials and Assembly Processes for Fine Pitch Pb-free Solder Flip Chip Packaging
    Nah, Jae-Woong
    Gaynes, Michael A.
    Feger, Claudius
    Katsurayama, Satoru
    Suzuki, Hiroshi
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1015 - 1022
  • [43] Bump non-wet issue in large-die flip chip package with eutectic Sn/Pb solder bump and SOP substrate pad
    Xiong, ZP
    Sze, HP
    Chua, KH
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 438 - 443
  • [44] Test chip for bump bond yield evaluation in high density flip chip technologies
    Ullán, M
    Lozano, M
    Chmeissani, M
    Blanchot, G
    Cabruja, E
    García, J
    Maiorino, M
    Martìnez, R
    Pellegrini, G
    Puigdengoles, C
    2004 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-7, 2004, : 4347 - 4349
  • [45] LARGE FLIP CHIP ASSEMBLY CHALLENGES AND RISK MITIGATION PROCESS
    Plunkett, Jeremy
    Subramaniam, Suresh
    Islam, Nokibul
    KeonTaek, Kang
    SeonMo, Gu
    Ouyang, Eric
    PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2017, 2017,
  • [46] Pb-Free Solder Joint Reliability of Fine Pitch Chip-Scale Packages
    Xie, Weidong
    Lee, Tae-Kyu
    Liu, Kuo-Chuan
    Xue, Jie
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1587 - 1590
  • [47] Development of no-flow underfill materials and processes for Pb-free flip chip applications
    Prabhakumar, A
    Buckley, D
    Gillespie, P
    Mandke, S
    Mills, R
    Rubinsztajn, S
    Susarla, P
    Tonapi, S
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 353 - 358
  • [48] Failure induced by thermomigration of interstitial Cu in Pb-free flip chip solder joints
    Chen, Hsiao-Yun
    Chen, Chih
    Tu, King-Ning
    APPLIED PHYSICS LETTERS, 2008, 93 (12)
  • [49] Comparison of thermomigration behaviors between Pb-free flip chip solder joints and microbumps in three dimensional integrated circuits: Bump height effect
    Ouyang, Fan-Yi
    Jhu, Wei-Cheng
    JOURNAL OF APPLIED PHYSICS, 2013, 113 (04)
  • [50] Electromigration degradation mechanism for Pb-free flip-chip micro solder bumps
    Miyazaki, Toru
    Omata, Tomoya
    MICROELECTRONICS RELIABILITY, 2006, 46 (9-11) : 1898 - 1903