Towards Real-Time and Energy Efficient Siamese Tracking - A Hardware-Software Approach

被引:1
|
作者
Przewlocka-Rus, Dominika [1 ]
Kryjak, Tomasz [1 ]
机构
[1] AGH Univ Sci & Technol, Dept Automat Control & Robot, Comp Vis Lab, Embedded Vis Syst Grp, Krakow, Poland
关键词
Siamese tracker; quantised neural networks; hardware-software implementation; energy efficient tracking; real time tracking;
D O I
10.1007/978-3-031-12748-9_13
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Siamese trackers have been among the state-of-the-art solutions in each Visual Object Tracking (VOT) challenge over the past few years. However, with great accuracy comes great computational complexity: to achieve real-time processing, these trackers have to be massively parallelised and are usually run on high-end GPUs. Easy to implement, this approach is energy consuming, and thus cannot be used in many low-power applications. To overcome this, one can use energy-efficient embedded devices, such as heterogeneous platforms joining the ARM processor system with programmable logic (FPGA). In this work, we propose a hardware-software implementation of the well-known fully connected Siamese tracker (SiamFC). We have developed a quantised Siamese network for the FINN accelerator, using algorithm-accelerator co-design, and performed design space exploration to achieve the best efficiency-to-power ratio (determined by FPS and used resources). For our network, running in the programmable logic part of the Zynq UltraScale+ MPSoC ZCU104, we achieved the processing of almost 50 frames-per-second with tracker accuracy on par with its floating point counterpart, as well as the original SiamFC network. The complete tracking system, implemented in ARM with the network accelerated on FPGA, achieves up to 17 fps. These results bring us towards bridging the gap between the highly accurate but power-demanding algorithms and energy-efficient solutions ready to be used in low-power, edge systems.
引用
收藏
页码:162 / 173
页数:12
相关论文
共 50 条
  • [1] Hardware-software partitioning for real-time embedded systems
    Hu, XS
    DAmbrosio, JG
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 1997, 2 (3-4) : 339 - 358
  • [2] Hardware-Software Partitioning for Real-Time Embedded Systems
    Xiaobo (Sharon) Hu
    Joseph G. D’Ambrosio
    [J]. Design Automation for Embedded Systems, 1997, 2 : 339 - 358
  • [3] HARDWARE-SOFTWARE TRADE-OFFS IN REAL-TIME SYSTEMS
    MALINOWSKI, CW
    DANILE, PS
    [J]. VLSI SYSTEMS DESIGN, 1988, 9 (06): : 80 - &
  • [4] Hardware-software cosynthesis of multitask MPSoCs with real-time constraints
    Lee, C
    Ha, S
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 840 - 845
  • [5] Hardware-software coverification of concurrent embedded real-time systems
    Hsiung, PA
    [J]. PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, 1999, : 216 - 223
  • [6] HARDWARE-SOFTWARE COMPLEX FOR MODELING OPTOELECTRONIC SYSTEMS IN REAL-TIME
    KUKUSHKIN, MP
    RUBANOV, VE
    [J]. JOURNAL OF OPTICAL TECHNOLOGY, 1994, 61 (11) : 789 - 792
  • [7] A hardware-software real-time operating system framework for SoCs
    Mooney, VJ
    Blough, DM
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (06): : 44 - 51
  • [8] Hybrid hardware-software architecture for reconfigurable real-time systems
    Pellizzoni, Rodolfo
    Caccamo, Marco
    [J]. PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, 2008, : 273 - 284
  • [9] Hardware-Software Co-Design for Efficient and Scalable Real-Time Emulation of SNNs on the Edge
    Angel Oltra-Oltra, Josep
    Madrenas, Jordi
    Zapata, Mireya
    Vallejo, Bernardo
    Mata-Hernandez, Diana
    Sato, Shigeo
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [10] Hardware-software codesign of resource-constrained real-time systems
    Yoo, S
    Jeon, J
    Hong, SS
    Choi, K
    [J]. THIRD INTERNATIONAL WORKSHOP ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 1996, : 286 - 292