Hardware-software partitioning for real-time embedded systems

被引:6
|
作者
Hu, XS [1 ]
DAmbrosio, JG [1 ]
机构
[1] GM CORP, R&D CTR, WARREN, MI 48090 USA
关键词
system-level design; hardware-software partitioning; real-time embedded systems; system architecture;
D O I
10.1023/A:1008891704121
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present an approach to hardware-software partitioning for real-time embedded systems. Hardware and software components are modeled at the system level, so that cost and performance tradeoffs can be studied early in the design process and a large design space can be explored. Feasibility factor is introduced to measure the possibility of a real-time system being feasible, and is used as both a constraint and an attribute during the optimization process. An imprecise value function is employed to model the tradeoffs among multiple performance attributes. Optimal partitioning is achieved through the use of an existing computer-aided design tool. We demonstrate the application of our approach through the design of an example embedded system.
引用
收藏
页码:339 / 358
页数:20
相关论文
共 50 条
  • [1] Hardware-software partitioning for real-time embedded systems
    Univ of Notre Dame, Notre Dame, United States
    Des Autom Embedded Syst, 3-4 (339-358):
  • [2] Hardware-Software Partitioning for Real-Time Embedded Systems
    Xiaobo (Sharon) Hu
    Joseph G. D’Ambrosio
    Design Automation for Embedded Systems, 1997, 2 : 339 - 358
  • [3] Hardware-software coverification of concurrent embedded real-time systems
    Hsiung, PA
    PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, 1999, : 216 - 223
  • [4] Hardware-software timing coverification of concurrent embedded real-time systems
    Hsiung, PA
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (02): : 83 - 92
  • [5] Hardware-software architecture for priority queue management in real-time and embedded systems
    Kumar, N. G. Chetan
    Vyas, Sudhanshu
    Cytron, Ron K.
    Gill, Christopher D.
    Zambreno, Joseph
    Jones, Phillip H.
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2014, 6 (04) : 319 - 334
  • [6] Hardware-software partitioning of real-time operating systems using Hopfield neural networks
    Guo, Bing
    Wang, Dianhui
    Shen, Yan
    Liu, Zhong
    NEUROCOMPUTING, 2006, 69 (16-18) : 2379 - 2384
  • [7] HARDWARE-SOFTWARE PARTITIONING FOR EMBEDDED MULTIPROCESSOR FPGA SYSTEMS
    Lee, Trong-Yen
    Fan, Yang-Hsin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2009, 5 (10A): : 3071 - 3083
  • [8] Hardware-software partitioning for embedded multiprocessor FPGA systems
    Lee, Trong-Yen
    Fan, Yang-Hsin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    International Journal of Innovative Computing, Information and Control, 2009, 5 (10): : 3071 - 3083
  • [9] Hardware-software partitioning in embedded system
    Arató, P
    Juhász, S
    Mann, ZA
    Orbán, A
    Papp, D
    2003 IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING, PROCEEDINGS: FROM CLASSICAL MEASUREMENT TO COMPUTING WITH PERCEPTIONS, 2003, : 197 - 202
  • [10] HARDWARE-SOFTWARE TRADE-OFFS IN REAL-TIME SYSTEMS
    MALINOWSKI, CW
    DANILE, PS
    VLSI SYSTEMS DESIGN, 1988, 9 (06): : 80 - &