Gate oxide punching thru mechanism in plasma dry etching

被引:0
|
作者
Zhang QingZhao [1 ]
Xie ChangQing [1 ]
Liu Ming [1 ]
Li Bing [1 ]
Chen BaoQin [1 ]
Zhu XiaoLi [1 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Lab Nanofabricat & Novel Device Integrat, Beijing 100029, Peoples R China
来源
关键词
plasma etch; punch thru; gate oxide;
D O I
10.1007/s11431-008-0134-5
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The punching thru mechanism of gate oxide (thickness about 15A) was investigated. Because of the thin thickness of gate oxide, gate oxide punching thru may easily happen during the plasma process. It was found that what caused the punching thru was not only the selectivity of poly-silicon/oxide but also the pattern topography. We used the basic SRAM pattern to check this topography effect, and found that gate oxide located at the narrow spacing of two parallel serpentine lines was the most easily punched thru. What caused the topography effect was the starvation of oxygen in these places which were induced by the residue of poly-silicon and enhanced by electron shading effect. So, to solve the issue of gate oxide punching thru, firstly the selectivity should be enough, secondly we should pay attention to the etching pattern topography.
引用
收藏
页码:1990 / 1994
页数:5
相关论文
共 50 条
  • [22] A 20 nm physical gate length NMOSFET with a 1.2 nm gate oxide fabricated by mixed dry and wet hard mask etching
    Caillat, C
    Deleonibus, S
    Guegan, G
    Heitzmann, M
    Nier, ME
    Tedesco, S
    Dal'zotto, B
    Martin, F
    Mur, P
    Papon, AM
    Lecarval, G
    Previtali, B
    Toffoli, A
    Allain, F
    Biswas, S
    Jourdan, F
    Fugier, P
    Dichiaro, JL
    SOLID-STATE ELECTRONICS, 2002, 46 (03) : 349 - 352
  • [23] Enhanced degradation of gate oxide in negative-gas plasma during reactive ion etching
    Arita, K
    Takihara, H
    Asano, T
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1998, 16 (02): : 670 - 673
  • [24] Study of thin gate oxide etching during plasma patterning of 0.1 μm Si gates
    Desvoivres, L.
    Bonvalot, M.
    Vallier, L.
    Joubert, O.
    Microelectronic Engineering, 1999, 46 (01): : 295 - 298
  • [25] THE EFFECTS OF PLASMA-ETCHING INDUCED GATE OXIDE DEGRADATION ON MOSFETS 1/F NOISE
    HU, C
    ZHAO, J
    LI, GP
    LIU, P
    WORLEY, E
    WHITE, J
    KJAR, R
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (02) : 61 - 63
  • [26] Gate oxide integrity issue caused by wall-related process drift in plasma etching
    Xu, SL
    Lill, T
    2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 56 - 59
  • [27] Study of thin gate of oxide etching during plasma patterning of 0.1 μm Si gates
    Desvoivres, L
    Bonvalot, M
    Vallier, L
    Joubert, O
    MICROELECTRONIC ENGINEERING, 1999, 46 (1-4) : 295 - 298
  • [28] Enhanced degradation of gate oxide in negative-gas plasma during reactive ion etching
    Arita, Kiyoshi
    Takihara, Hirotaka
    Asano, Tanemasa
    Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena, 1998, 16 (02):
  • [29] Polysilicon gate dry etching process optimization in CMOS technologies
    Cernica, I
    Dunare, C
    Bocioaca, L
    Moldovan, C
    Buiu, O
    CAS '97 PROCEEDINGS - 1997 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 20TH EDITION, VOLS 1 AND 2, 1997, : 239 - 242
  • [30] Dry etching of MgCaO gate dielectric and passivation layers on GaN
    Hlad, M.
    Voss, L.
    Gila, B. P.
    Abernathy, C. R.
    Pearton, S. J.
    Ren, F.
    APPLIED SURFACE SCIENCE, 2006, 252 (22) : 8010 - 8014