Low-power design for embedded processors

被引：26
|
作者：
Moyer, B [1 ]
机构：
[1] Motorola Inc, Austin, TX 78729 USA
来源：
PROCEEDINGS OF THE IEEE | 2001年 / 89卷 / 11期
关键词：
circuit design; clock distribution; clock gating; CMOS circuits; CPU microarchitecture; instruction set design; low-power architecture; low-power design; low-power synthesis; low-power systems; power dissipation; power minimization; power optimization; RISC; state assignment; system design;
D O I：
10.1109/5.964439
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Minimization of power consumption in portable and battery-powered embedded systems has become an important aspect of processor and system design. Opportunities for power optimization and tradeoffs emphasizing low power are available across the entire design hierarchy. A review of low-power techniques applied at many levels of the design hierarchy is presented, and an example of low-power processor architecture is described along with some of the design decisions made in implementation of the architecture.
引用
收藏
页码：1576 / 1587
页数：12
相关论文
共 50 条
  • [41] Low-power L2 cache design for multi-core processors
    Chung, C. -M.
    Kim, J.
    ELECTRONICS LETTERS, 2010, 46 (09) : 618 - U33
  • [42] LP-NUCA: Networks-in-Cache for High-Performance Low-Power Embedded Processors
    Suarez Gracia, Dario
    Dimitrakopoulos, Giorgos
    Monreal Arnal, Teresa
    Katevenis, Manolis G. H.
    Vinals Yufera, Victor
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (08) : 1510 - 1523
  • [43] A survey on low-power media processors for mobile applications
    Iwata K.
    Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers, 2010, 64 (04): : 488 - 494
  • [44] Low-Power Algorithm for EDZL Scheduling on Multicore Processors
    Piao, Xuefeng
    Kim, Heeheon
    Cho, Yookun
    Han, Sangchul
    Park, Minkyu
    Park, Moonju
    Cho, Seongje
    INFORMATION-AN INTERNATIONAL INTERDISCIPLINARY JOURNAL, 2011, 14 (05): : 1613 - 1628
  • [45] Reliability Assessment of Low-Power Processors in Supercomputing Systems
    Shin, Insun
    Kwon, Daeil
    NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2017, 9 (08) : 1241 - 1245
  • [46] A MSB truncation scheme for low-power video processors
    Moshnyaga, VG
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 291 - 294
  • [47] Intelligent Governor for Low-power Mobile Application Processors
    Jang, Hyung Beom
    Kim, Jae Min
    Lee, Hoi-Jin
    Chung, Sung Woo
    Shin, Youngmin
    Son, Jae Cheol
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 206 - +
  • [48] Design and Implementation of a Low-power, Embedded CNN Accelerator on a Low-end FPGA
    Khabbazan, Bahareh
    Mirzakuchaki, Sattar
    2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2019, : 647 - 650
  • [49] A low-power-consumption architecture for embedded processors
    Yoshida, Y
    Song, BY
    Okuhata, H
    Onoye, T
    Shirakawa, I
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 1998, 81 (10): : 83 - 90
  • [50] A loop accelerator for low power embedded VLIW processors
    Mathew, B
    Davis, A
    INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 6 - 11
12345