Random data-aware flash translation layer for NAND flash-based smart devices

被引:1
|
作者
Kwon, Se Jin [1 ]
Cho, Hyung-Ju [2 ]
Kim, Sungsoo [2 ]
Chung, Tae-Sun [2 ]
机构
[1] Ajou Univ, Dept Comp Engn, Suwon 441749, South Korea
[2] Ajou Univ, Dept Informat & Comp Engn, Suwon 441749, South Korea
来源
JOURNAL OF SUPERCOMPUTING | 2013年 / 66卷 / 01期
基金
新加坡国家研究基金会;
关键词
High-performance computer design; Smart devices; Middleware; Flash memory system; FTL; ALGORITHM;
D O I
10.1007/s11227-013-0979-7
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The design of flash memory systems for smart devices differs significantly from traditional storage systems, because most updates involve the random data. A previously proposed algorithm known as Switchable Address Translation (SAT) enhances the performance of multimedia storage devices; however, it exhibits low space utilization and executes intense monitoring. In this paper, we propose the Random Data-Aware Flash Translation Layer (RDA), which enhances the performance and durability of smart devices. RDA improves low space utilization using the state transition. Furthermore, RDA prolongs the durability of the flash memory by spreading out the random data. According to our experiment results, RDA reduces the total number of erase operations and narrows the deviation of erase operations between the physical blocks, when compared to SAT.
引用
收藏
页码:81 / 93
页数:13
相关论文
共 50 条
  • [31] Energy-aware Buffer Management Scheme for NAND Flash-based Consumer Electronics
    Chen, Riqing
    Lin, Mingwei
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2015, 61 (04) : 484 - 490
  • [32] History-aware Page Replacement Algorithm for NAND Flash-based Consumer Electronics
    Lin, Mingwei
    Yao, Zhiqiang
    Xiong, Jinbo
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2016, 62 (01) : 23 - 29
  • [33] Swap-aware Garbage Collection Algorithm for NAND Flash-based Consumer Electronics
    Xu, Guangxia
    Wang, Manman
    Liu, Yanbing
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2014, 60 (01) : 60 - 65
  • [34] A re-configurable FTL (Flash Translation Layer) architecture for NAND flash based applications
    Park, Chanik
    Cheon, Wonmoon
    Lee, Yangsup
    Jung, Myoung-Soo
    Cho, Wonhee
    Yoon, Hanbin
    RSP 2007: 18th IEEE/IFIP International Workshop on Rapid System Prototyping, Proceedings, 2007, : 202 - 208
  • [35] Architecture exploration of NAND flash-based Multimedia Card
    Kim, Sungchan
    Park, Chanik
    Ha, Soonhoi
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 216 - +
  • [36] High-efficient superblock flash translation layer for NAND flash controller
    Zhang, Peiyong
    Tang, Huanjie
    ELECTRONICS LETTERS, 2020, 56 (06) : 278 - +
  • [37] An Elastic Error Correction Code Technique for NAND Flash-based Consumer Electronic Devices
    Hu, Yu-Peng
    Xiao, Nong
    Liu, Xiao-Fan
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2013, 59 (01) : 1 - 8
  • [38] Research and Design of Nand Flash Array From Host to Flash Translation Layer
    Ding, Boyang
    Liu, Songyan
    Lv, Tao
    Liu, Yao
    Lu, Wenbin
    IEEE ACCESS, 2023, 11 : 70071 - 70083
  • [39] A Novel NAND Flash FTL for Mass Data Storage Devices Based on Hybrid Address Translation
    Xie Qiyou
    Liu Qiang
    Nie Hongshan
    Sun Zhaolin
    Zhou Li
    Song Rui
    2013 THIRD INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEM DESIGN AND ENGINEERING APPLICATIONS (ISDEA), 2013, : 150 - 157
  • [40] Critical Data Backup with Hybrid Flash-Based Consumer Devices
    Luo, Longfei
    Yu, Dingcui
    Lv, Yina
    Shi, Liang
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2024, 21 (01)