Architectural Consequences of Radiation Performance in a Flash NAND Device

被引：0
|
作者：
Hansen, D. L. [1 ]
Hillman, R. [1 ]
Meraz, F. [1 ]
Montoya, J. [1 ]
Williamson, G. [1 ]
机构：
[1] Data Devices Corp, Bohemia, NY 11716 USA
来源：
2017 IEEE RADIATION EFFECTS DATA WORKSHOP (REDW) | 2017年
关键词：
SEU; single event upset; heavy ion; error detect and correct; heavy-ion testing; total ionizing dose; MEMORIES;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Single-event effects and total ionizing-dose testing was performed on a flash NAND device. The results are presented here and the consequences for error correction architectures are analyzed taking into account the fact that beginning-of-life flash devices are susceptible to data corruption with no external stress applied. The analysis indicates that many typical error correction architectures may be ineffectual because of the variety of radiation effects.
引用
收藏
页码：340 / 345
页数：6
相关论文
共 50 条
  • [21] Improving NAND flash performance with read heat separation
    Pletka, Roman
    Papandreou, Nikolaos
    Stoica, Radu
    Pozidis, Harts
    Ioannou, Nikolas
    Fisher, Tim
    Fry, Aaron
    Ingram, Kip
    Walls, Andrew
    2020 IEEE 28TH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS 2020), 2020, : 119 - 126
  • [22] Improving NAND Flash Read Performance Through Learning
    Tabrizi, Haleh
    Peleato, Borja
    Agarwal, Rajiv
    Ferreira, Jeffrey
    2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2015, : 370 - 375
  • [23] Oxide Semiconductor based charge trap device for NAND flash memory
    Hwang, Eun Suk
    Kim, Jun Shik
    Jeon, Seok Min
    Lee, Seung-Jun
    Jang, Younjin
    Hwang, Cheol Seong
    2017 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT 6), 2017, 79 (01): : 157 - 165
  • [24] A high performance NAND array file system based on multiple NAND flash memories
    Sang Oh Park
    Yang Sun Lee
    Sung Jo Kim
    The Journal of Supercomputing, 2013, 64 : 492 - 506
  • [25] Device characteristics of the select transistor in a vertical-NAND flash memory
    Kang, Daewoong
    Park, Hyojin
    Kim, Dae Hwan
    Cho, Il Hwan
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2023, 62 (02)
  • [26] THE DRIVER DESIGN AND IMPLEMENTATION OF NAND FLASH BASED ON MEMORY TECHNOLOGY DEVICE
    Meng, Huimin
    Lan, Zhenping
    Fang, Yuan
    PROCEEDINGS OF 2011 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND APPLICATION, ICCTA2011, 2011, : 886 - 889
  • [27] The Effect of Incremental Innovation and Switching-Over to Architectural Innovation on the Sustainable Performance of Firms: The Case of the NAND Flash Memory Industry
    Kim, Heiseung
    Park, Changhyun
    Lee, Heesang
    SUSTAINABILITY, 2019, 11 (24)
  • [28] NAND flash innovations
    Aritome, S., 1600, Institute of Electrical and Electronics Engineers Inc., United States (05):
  • [29] HIGH PERFORMANCE HVNMOS DEVELOPMENT FOR ADVANCED PLANNER NAND FLASH
    Li, Juanjuan
    Tian, Zhi
    Ju, Xiaohua
    Liu, Tao
    Yao, Shaokang
    Yang, Haewan
    Chen, Yaoyu
    2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
  • [30] SEE Tests of the NAND Flash Radiation Tolerant Intelligent Memory Stack
    Bagatin, M.
    Gerardin, S.
    Paccagnella, A.
    Sellier, C.
    Wang, P. X.
    Ferlet-Cavrois, V.
    Poivey, C.
    2015 IEEE RADIATION EFFECTS DATA WORKSHOP (REDW), 2015, : 217 - 221
12345