A Scalable FPGA-based Accelerator for High-Throughput MCMC Algorithms

被引：2
|
作者：
Hosseini, Morteza [1 ]
Islam, Rashidul [1 ]
Kulkarni, Amey [1 ]
Mohsenin, Tinoosh [1 ]
机构：
[1] Univ Maryland Baltimore Cty, Dept Comp Sci & Elect Engn, Baltimore, MD 21228 USA
来源：
2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017) | 2017年
关键词：
D O I：
10.1109/FCCM.2017.56
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：201 / 201
页数：1
相关论文
共 50 条
  • [41] An FPGA-based Hardware Accelerator for Iris Segmentation
    Avey, Joe
    Jones, Phillip
    Zambreno, Joseph
    [J]. 2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [42] FPGA-Based Programmable Accelerator for Hybrid Processing
    Stefan, Gheorghe M.
    Bira, Calin
    Hobincu, Radu
    Malita, Mihaela
    [J]. ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY, 2016, 19 (1-2): : 148 - 165
  • [43] An FPGA-based Integrated MapReduce Accelerator Platform
    Kachris, Christoforos
    Diamantopoulos, Dionysios
    Sirakoulis, Georgios Ch.
    Soudris, Dimitrios
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2017, 87 (03): : 357 - 369
  • [44] An Efficient FPGA-Based Accelerator Design for Convolution
    Song, Peng-Fei
    Pan, Jeng-Shyang
    Yang, Chun-Sheng
    Lee, Chiou-Yng
    [J]. 2017 IEEE 8TH INTERNATIONAL CONFERENCE ON AWARENESS SCIENCE AND TECHNOLOGY (ICAST), 2017, : 494 - 500
  • [45] An FPGA-based In-line Accelerator for Memcached
    Lavasani, Maysam
    Angepat, Hari
    Chiou, Derek
    [J]. IEEE COMPUTER ARCHITECTURE LETTERS, 2014, 13 (02) : 57 - 60
  • [46] Packet Filtering for FPGA-Based Routing Accelerator
    Antos, David
    Rehak, Vojtech
    Holub, Petr
    [J]. CESNET CONFERENCE 2006: FIRST CESNET CONFERENCE ON ADVANCED COMMUNICATIONS AND GRIDS, 2006, : 161 - 173
  • [47] An FPGA-Based Accelerator for Frequent Itemset Mining
    Zhang, Yan
    Zhang, Fan
    Jin, Zheming
    Bakos, Jason D.
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2013, 6 (01)
  • [48] FPGA-Based Hardware Accelerator for Matrix Inversion
    Kokkiligadda V.S.K.
    Naikoti V.
    Patkotwar G.S.
    Sabat S.L.
    Peesapati R.
    [J]. SN Computer Science, 4 (2)
  • [49] An FPGA-based Integrated MapReduce Accelerator Platform
    Christoforos Kachris
    Dionysios Diamantopoulos
    Georgios Ch. Sirakoulis
    Dimitrios Soudris
    [J]. Journal of Signal Processing Systems, 2017, 87 : 357 - 369
  • [50] An Efficient FPGA-based Accelerator for Deep Forest
    Zhu, Mingyu
    Luo, Jiapeng
    Mao, Wendong
    Wang, Zhongfeng
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3334 - 3338
12345