IEEE 802.3 100Gbps Ethernet PCS IP Design Challenges and Solutions

被引：0

作者：

De Silva, Udara Piumal ^{[1
]}

Lokumarambage, Anusha ^{[1
]}

Malavipathirana, Hasantha ^{[1
]}

Mohottala, Chathuranga ^{[1
]}

Thayaparan, Subramaniam ^{[1
]}

机构：

[1] Univ Moratuwa, Dept Elect & Telecommun Engn, Moratuwa, Sri Lanka

来源：

2016 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS & INDUSTRIAL ELECTRONICS (ISCAIE) | 2016年

关键词：

100 Gbps Ethernet; Physical Coding Sublayer;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper identifies the challenges involved in designing the 100 Gigabit per second (Gbps) Ethernet Physical Coding Sublayer (PCS) Semiconductor Intellectual property (IP) compliant with IEEE 802.3 standard. Challenges are discussed under the two topics, implementation challenges and verification challenges. Furthermore, our solutions to identified challenges are presented in the paper.

引用

页码：21 / 25

页数：5

共 28 条

[1] Implementation Techniques for IEEE 802.3ba 40Gbps Ethernet Physical Coding Sublayer (PCS)
Ranjula, W. P.
Senarath, R. M. A. U.
Senaratna, D. P. D.
Senaratne, G. D. S. P.
Thayaparan, Subramaniam
[J]. 2015 12TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY (ECTI-CON), 2015,
[2] Beyond 100Gbps Encoder Design For Staircase Codes
Hu, Guanghui
Sha, Jin
Wang, Zhongfeng
[J]. 2016 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2016, : 154 - 158
[3] 25Gbps x 4ch Photodiode Array with High Responsivity for 100Gbps Ethernet
Takemura, Ryota
Nakaji, Masaharu
Suzuki, Daisuke
Watatani, Chikara
Sakuma, Hitoshi
Nagira, Takashi
Aoyagi, Toshitaka
Ishikawa, Takahide
[J]. 2010 36TH EUROPEAN CONFERENCE AND EXHIBITION ON OPTICAL COMMUNICATION (ECOC), VOLS 1 AND 2, 2010,
[4] Design of 100Gbps Double Transverse Coupled Cavity VCSELs
Ibrahim, H. R.
Ahmed, M.
Koyama, F.
[J]. 2017 22ND MICROOPTICS CONFERENCE (MOC), 2017, : 62 - 63
[5] Built-in Optics for 4ch-WDM ROSA in 100Gbps Ethernet
Mochizuki, Keita
Itamoto, Hiromitsu
Aruga, Hiroshi
Akiyama, Koichi
Horiguchi, Yuichiro
Nishikawa, Satoshi
Nakaji, Masaharu
Takemura, Ryota
Sugitatsu, Atsushi
[J]. 2010 15TH OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC), 2010, : 242 - 243
[6] Four-channel 25Gbps Optical Receiver for 100Gbps Ethernet with Built-in Demultiplexer Optics
Aruga, Hiroshi
Mochizuki, Keita
Itamoto, Hiromitsu
Takemura, Ryota
Yamagishi, Keitaro
Nakaji, Masaharu
Sugitatsu, Atsushi
[J]. 2010 36TH EUROPEAN CONFERENCE AND EXHIBITION ON OPTICAL COMMUNICATION (ECOC), VOLS 1 AND 2, 2010,
[7] FACING THE CHALLENGES OF DESIGNING AN ETHERNET NETWORK INTERFACES FOR 100 GBPS
Elbeshti, M.
Dixon, M.
Koziniec, T.
[J]. 2011 INTERNATIONAL CONFERENCE ON INSTRUMENTATION, MEASUREMENT, CIRCUITS AND SYSTEMS (ICIMCS 2011), VOL 3: COMPUTER-AIDED DESIGN, MANUFACTURING AND MANAGEMENT, 2011, : 201 - 205
[8] The design of a station-centric network model for evaluating changes to the IEEE 802.3 Ethernet standard
Christensen, KJ
Molle, ML
Yeger, B
[J]. SIMULATION, 1999, 72 (01) : 33 - 47
[9] FIFO Design for IEEE 802.3 Standard 10GBase-X PCS and XGXS Sublayers
Thayaparan, Subramaniam
Nanayakkara, Anuradha
[J]. FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS, MODELLING AND SIMULATION (ISMS 2013), 2013, : 589 - 591
[10] 100Gbps chip-level optical interconnect integrated packaging design
Niu, Xingmao
Xue, Haiyun
Liu, Fengman
He, Huimin
[J]. 2020 21ST INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2020,

← 1 2 3 →