Characterization of tunnel oxide passivated contact with n-type poly-Si on p-type c-Si wafer substrate

被引:1
|
作者
Guo, Xueqi [1 ,2 ]
Zeng, Yuheng [2 ]
Zhang, Zhi [2 ]
Huang, Yuqing [2 ]
Liao, Mingdun [2 ]
Yang, Qing [2 ]
Wang, Zhixue [2 ]
Du, Minyong [3 ]
Guan, Denggao [1 ]
Yan, Baojie [2 ]
Ye, Jichun [2 ]
机构
[1] Chengdu Univ Technol, Coll Mat & Chem & Chem Engn, 1 Dongsanlu, Chengdu 610059, Sichuan, Peoples R China
[2] Chinese Acad Sci, Ningbo Mat Inst Technol & Engn, Ningbo 315201, Zhejiang, Peoples R China
[3] Chinese Acad Sci, Dalian Inst Chem Phys, Dalian, Liaoning, Peoples R China
基金
中国国家自然科学基金; 国家重点研发计划;
关键词
Solar cell; C-V measurement; Built-in potential; poly-Si; TOPCon; p-n junction; EFFICIENCY; CAPACITANCE; DENSITY;
D O I
10.1016/j.cap.2019.04.014
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The junction properties of tunnel silicon oxide (SiOx) passivated contact (TOPCon) with n-type poly-Si on p-type c-Si wafer are characterized using current-voltage (J-V) and capacitance-voltage (C-V) measurements. The dark J-V curves show a standard diode characteristic with a turn-on voltage of similar to 0.63 V, indicating a p-n junction is formed. While the C-V curve displays an irregular shape with features of 1) a slow C increase with the decrease of the magnitude of reverse bias voltage, being used to estimate the built-in potential (V-bi), 2) a significant increase at a given positive bias voltage, corresponding to the geometric capacitance crossing the ultrathin SiOx, and 3) a sharp decrease to negative values, resulting from the charge tunneling through the SiOx layer. The C of depleting layer deviates from the normal linear curve in the 1/C-2-V plot, which is caused by the diffusion of P dopants from the n-type poly-Si into the p-type c-Si wafer as confirmed by the electrochemical capacitance-voltage measurements. However, the 1/C2+gamma-V plots with gamma > 0 leads to linear curves with a proper gamma and the V-bi can still be estimated. We find that the V-bi is the range of 0.75-0.85 V, increases with the increase of the doping ratio during the poly-Si fabrication process, and correlates with the passivation quality as measured by the reverse saturated current and implied open circuit voltage extracted from transient photoconductivity decay.
引用
收藏
页码:811 / 816
页数:6
相关论文
共 50 条
  • [41] Crystalline Silicon (c-Si)-Based Tunnel Oxide Passivated Contact (TOPCon) Solar Cells: A Review
    Ullah, Hayat
    Czapp, Stanislaw
    Szultka, Seweryn
    Tariq, Hanan
    Qasim, Usama Bin
    Imran, Hassan
    ENERGIES, 2023, 16 (02)
  • [42] Mobility characterization of p-type and n-type strained Si1-x-yGexCy/Si epilayer Hall devices
    Peterson, JJ
    Hunt, CE
    Zappe, SF
    Obermeir, E
    Westhoff, R
    Robinson, M
    III-V AND IV-IV MATERIALS AND PROCESSING CHALLENGES FOR HIGHLY INTEGRATED MICROELECTRONICS AND OPTOELECTRONICS, 1999, 535 : 293 - 298
  • [43] ELASTIC CONSTANTS OF HEAVILY DOPED N-TYPE SI AND P-TYPE GE
    BEILIN, VM
    VEKILOV, YK
    KRASILNI.OM
    SOVIET PHYSICS SOLID STATE,USSR, 1970, 12 (03): : 531 - +
  • [44] Hydrothermal Synthesis of One Dimensional Mo Doped n-Type ZnO Nanowires on p-Type Si Substrate
    Biswas, P.
    Jagenathan, K.
    MATERIALS FOCUS, 2015, 4 (05) : 366 - 369
  • [45] Analog and bipolar resistive switching in pn junction of n-type ZnO nanowires on p-type Si substrate
    Lee, Seung Chang
    Hu, Quanli
    Baek, Yoon-Jae
    Choi, Young Jin
    Kang, Chi Jung
    Lee, Hyun Ho
    Yoon, Tae-Sik
    JOURNAL OF APPLIED PHYSICS, 2013, 114 (06)
  • [46] Analog and bipolar resistive switching in pn junction of n-type ZnO nanowires on p-type Si substrate
    Chang Lee, S., 1600, American Institute of Physics Inc. (114):
  • [47] Photovoltaic properties of n-type SnS contact on the unpolished p-type Si surfaces with and without sulfide treatment
    Huang, Chung-Cheng
    Lin, Yow-Jon
    Liu, Chia-Jyi
    Yang, Yao-Wei
    MICROELECTRONIC ENGINEERING, 2013, 110 : 21 - 24
  • [48] Current transport mechanisms in n-type amorphous silicon-carbon on p-type crystalline silicon (a-Si0.8C0.2:H/c-Si) heterojunction diodes
    Marsal, LF
    Pallares, J
    Correig, X
    Orpella, A
    Bardes, D
    Alcubilla, R
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1998, 13 (10) : 1148 - 1153
  • [49] An integrated driving circuitry by employing P-type poly-Si TFTs for AMOLED
    Ding, Yuanyuan
    Si, Yujuan
    Lang, Liuqi
    AD'07: Proceedings of Asia Display 2007, Vols 1 and 2, 2007, : 1396 - 1400
  • [50] The Analysis of ESD Degradation in p-type Poly-Si Thin Film Transistor
    Liu, Kai
    Liu, Yuan
    Liu, Yu-Rong
    Chen, Rong-Sheng
    En, Yun-Fei
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1155 - 1157