On the implementation of a low-power IEEE 802.11 a compliant Viterbi decoder

被引：0

作者：

Maharatna, K ^{[1
]}

Troya, A ^{[1
]}

Krstic, M ^{[1
]}

Grass, E ^{[1
]}

机构：

[1] Univ Bristol, Bristol BS8 1TH, Avon, England

来源：

19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This article describes a standard cell based novel implementation of a low-power Viterbi Decoder (VD) targeted for the IEEE 802.11a Wireless LAN system. Multiple clock rates have been used to reduce the power consumption and the inherent bandwidth mismatch between the Add-Compare-Select (ACS) and traceback operations. Aggressive clock gating and innovative circuit techniques reduce the power consumption further. The normalized cell area and dynamic power consumption of the designed VD are 5.9 mm(2) and 53 mW respectively. The normalized power dissipation of the VD is 0.66 mW/Mbps.

引用

页码：613 / 618

页数：6

共 50 条

[1] Implementation of an IEEE 802.11 a compliant low-power baseband processor
Krstic, M
Maharatna, K
Troya, A
Grass, E
Jagdhold, U
TELSIKS 2003: 6TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICE, VOLS 1 AND 2, PROCEEDINGS OF PAPERS, 2003, : 97 - 100
[2] LOW-POWER IMPLEMENTATION OF A HIGH-THROUGHPUT LDPC DECODER FOR IEEE 802.11N STANDARD
Cho, Junho
Shanbhag, Naresh R.
Sung, Wonyong
SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2009, : 40 - +
[3] An asynchronous Viterbi Decoder for low-power applications
Javadi, B
Naderi, M
Pedram, H
Afzali-Kusha, A
Akbari, MK
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 471 - 480
[4] A low-power VLSI architecture for the Viterbi decoder
Ju, WS
Shieh, MD
Sheu, MH
40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1201 - 1204
[5] VLSI implementation of a high-speed and low-power punctured Viterbi decoder
Li, Q
You, YX
Wang, JX
Ye, YZ
2002 IEEE REGION 10 CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND POWER ENGINEERING, VOLS I-III, PROCEEDINGS, 2002, : 1205 - 1208
[6] Low-power Viterbi decoder for CDMA mobile terminals
Kang, IY
Willson, AN
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (03) : 473 - 482
[7] A low-power SRAM for Viterbi decoder in wireless communication
Cheng, Shin-Pao
Huang, Shi-Yu
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (02) : 290 - 295
[8] Design of a low-power Viterbi decoder for wireless communications
Ghanipour, F
Nabavi, AR
ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 304 - 307
[9] Low-power asynchronous Viterbi decoder for wireless applications
Kawokgy, M
Salama, CAT
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 286 - 289
[10] A low-power self-timed Viterbi decoder
Riocreux, PA
Brackenbury, LEM
Cumpstey, M
Furber, SB
SEVENTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2001, : 15 - 24

← 1 2 3 4 5 →