Real-Time On-Line-Learning Support Vector Machine Based on a Fully-Parallel Analog VLSI Processor

被引:0
|
作者
Zhang, Renyuan [1 ]
Shibata, Tadashi [1 ]
机构
[1] Univ Tokyo, Dept Elect Engn & Informat Syst, Bunkyo Ku, Tokyo 1138656, Japan
关键词
on-line-learning; Support Vector Machine; fully-parallel; high-dimensional; NEURAL-NETWORK;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An analog VLSI implementation of on-line learning Support Vector Machine (SVM) has been developed for the classification of high-dimensional pattern vectors. A fully-parallel self-learning circuitry employing analog high-dimensional Gaussian-generation circuits was used as an SVM processor. This SVM processor achieves a high learning speed (one clock cycle at 10MHz) within compact chip area. Based on this SVM processor, an on-line learning system has been developed with the consideration of limited hardware resource. According to circuit simulation results, the image patterns from an actual database were all classified into correct classes by the proposed system. The ineffective samples are successfully identified in real-time and updated by on-line learning patterns.
引用
收藏
页码:223 / 230
页数:8
相关论文
共 50 条
  • [1] An analog on-line-learning K-means processor employing fully parallel self-converging circuitry
    Zhang, Renyuan
    Shibata, Tadashi
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 75 (02) : 267 - 277
  • [2] Fully-parallel VLSI implementation of vector quantization processor using neuron-MOS technology
    Nakada, A
    Konda, M
    Morimoto, T
    Yonezawa, T
    Shibata, T
    Ohmi, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (09) : 1730 - 1738
  • [3] An analog on-line-learning K-means processor employing fully parallel self-converging circuitry
    Renyuan Zhang
    Tadashi Shibata
    Analog Integrated Circuits and Signal Processing, 2013, 75 : 267 - 277
  • [4] A fully parallel vector quantitation processor for real-time motion picture compression
    Shibata, T
    Nakada, A
    Konda, M
    Morimoto, T
    Ohmi, T
    Akutsu, H
    Kawamura, A
    Marumoto, K
    1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 270 - 271
  • [5] Analog VLSI implementation of support vector machine learning and classification
    Peng, Sheng-Yu
    Minch, Bradley A.
    Hasler, Paul
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 860 - +
  • [6] Analog, continuous time, fully parallel, programmable image processor based on vector Gilbert multiplier
    Dlugosz, R.
    MIXDES 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS:, 2007, : 231 - 236
  • [7] A fully parallel vector-quantization processor for real-time motion-picture compression
    Nakada, A
    Shibata, T
    Konda, M
    Morimoto, T
    Ohmi, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (06) : 822 - 830
  • [8] APPLICATION OF A VLSI VECTOR QUANTIZATION PROCESSOR TO REAL-TIME SPEECH CODING
    DAVIDSON, G
    GERSHO, A
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1986, 4 (01) : 112 - 124
  • [9] A RESTRUCTURABLE VLSI ROBOTICS VECTOR PROCESSOR ARCHITECTURE FOR REAL-TIME CONTROL
    SADAYAPPAN, P
    LING, YLC
    OLSON, KW
    ORIN, DE
    IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, 1989, 5 (05): : 583 - 599
  • [10] APPLICATION OF A VLSI VECTOR QUANTIZATION PROCESSOR TO REAL-TIME SPEECH CODING.
    Davidson, Grant
    Gersho, Allen
    IEEE Journal on Selected Areas in Communications, 1984, SAC-4 (01) : 112 - 124