Self-checking multiple-valued circuit based on dual-rail current-mode differential logic

被引:1
|
作者
Hanyu, T [1 ]
Ike, T [1 ]
Kameyama, M [1 ]
机构
[1] Tohoku Univ, Grad Sch Informat Sci, Dept Math & Comp Sci, Sendai, Miyagi 9808579, Japan
关键词
D O I
10.1109/ISMVL.1999.779728
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A multiple-valued current-mode (MVCM) circuit based on dual-rail differential logic has been proposed for highspeed arithmetic systems at a low supply voltage. This paper presents a new totally self-checking circuit based on dual-rail MVCM logic, where almost all the basic components except a differential-pair circuit have been already duplicated, which results in small hardware overhead compared with a non-self-checking circuit based on dual-rail MVCM logic. Moreover the performance of the proposed self-checking circuit is superior to that of full duplication of the non-self-checking circuit based on dual-rail MVCM logic in terms of transistor counts, switching delay and dynamic power dissipation under a 0.5-mu m standard CMOS technology.
引用
收藏
页码:275 / 279
页数:5
相关论文
共 50 条
  • [1] Self-checking multiple-valued circuit based on dual-rail current-mode differential logic
    Tohoku Univ, Sendai, Japan
    Proc Int Symp Mult Valued Logic, (275-279):
  • [2] Integration of asynchronous and self-checking multiple-valued current-mode circuits based on dual-rail differential logic
    Hanyu, T
    Ike, T
    Kameyama, M
    2000 PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2000, : 27 - 33
  • [3] Asynchronous multiple-valued VLSI system based on dual-rail current-mode differential logic
    Hanyu, T
    Saito, T
    Kameyama, M
    1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 134 - 139
  • [4] Highly reliable Multiple-Valued Circuit Based on Dual-Rail Differential Logic
    Mochizuki, Akira
    Hanyu, Takahiro
    ISMVL 2006: 36TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2006, : 32 - 37
  • [5] Dual-rail multiple-valued current-mode VLSI with biasing current sources
    Ike, T
    Hanyu, T
    Kameyama, M
    31ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2001, : 21 - 26
  • [6] Low-power dual-rail multiple-valued current-mode logic circuit using multiple input-signal levels
    Hanyu, T
    Ike, T
    Kameyama, M
    30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 382 - 387
  • [7] Full-duplex link implementation using dual-rail encoding and multiple-valued current-mode logic
    Nigussie, Ethiopia
    Plosila, Juha
    Isoaho, Jouni
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2217 - +
  • [8] On asynchronous full-duplex dual-rail link with multiple-valued current-mode signaling
    Nigussie, Ethiopia
    Plosila, Juha
    Isoaho, Jouni
    NORCHIP 2005, PROCEEDINGS, 2005, : 222 - 225
  • [9] Highly reliable multiple-valued current-mode comparator based on active-load dual-rail operation
    Miura, Masatomo
    Hanyu, Takahiro
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04) : 589 - 594
  • [10] Design and evaluation of a NULL-convention circuit based on dual-rail current-mode differential logic
    Onizawa, Naoya
    Hanyu, Takahiro
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1575 - 1580