NOVEL HIGH VOLTAGE SILICON-ON-INSULATOR DEVICE WITH COMPOSITE DIELECTRIC BURIED LAYER

被引:0
|
作者
Fan, Jie [1 ]
Luo, Xiaorong [1 ]
Zhang, Bo [1 ]
Li, Zhaoji [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Sichuan, Peoples R China
基金
中国国家自然科学基金;
关键词
SOI; composite dielectric; self-heating effect; breakdown voltage; BREAKDOWN VOLTAGE; ANALYTICAL-MODEL;
D O I
10.1142/S021812661340029X
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A novel silicon-on-insulator (SOI) high voltage device with a composite dielectric buried layer (CD SOI) is proposed in this paper. In the proposed structure, the composite dielectric buried layer consists of Si3N4 dielectric and low-k (relative permittivity) dielectric. The electric field strength in the buried layer is enhanced by the low-k dielectric. The Si3N4 dielectric in the buried layer not only modulates the electric field distribution in the drift region, but also provides a heat conduction path for the SOI layer and alleviates the self-heating e r ect (SHE). The breakdown voltage (BV) = 362V for CD SOI is obtained by simulation on a 1 mu m SOI layer over 2 mu m buried layer, which is enhanced by 26% compared with that of conventional SOI.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] A novel structure of high voltage SOI device with Composite Dielectric buried layer
    Fan, Jie
    Luo, Xiaorong
    Zhang, Bo
    Li, Zhaoji
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [2] A novel partial silicon on insulator high voltage LDMOS with low-k dielectric buried layer
    罗小蓉
    王元刚
    邓浩
    Florin Udreab
    Chinese Physics B, 2010, (07) : 534 - 540
  • [3] A novel partial silicon on insulator high voltage LDMOS with low-k dielectric buried layer
    Luo Xiao-Rong
    Wang Yuan-Gang
    Deng Hao
    Udrea, Florin
    CHINESE PHYSICS B, 2010, 19 (07)
  • [4] Thin-layer silicon-on-insulator high-voltage PMOS device and application
    Letavic, T
    Albu, R
    Dufort, B
    Petruzzello, J
    Simpson, M
    Mukherjee, S
    Weijland, I
    van Zwol, H
    PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2002, : 73 - 76
  • [5] NOVEL HIGH-VOLTAGE SILICON-ON-INSULATOR MOSFETS
    LU, Q
    RATNAM, P
    SALAMA, CAT
    SOLID-STATE ELECTRONICS, 1992, 35 (12) : 1745 - 1750
  • [6] A thin-layer high-voltage silicon-on-insulator hybrid LDMOS/LIGBT device
    Petruzzello, J
    Letavic, T
    van Zwol, H
    Simpson, M
    Mukherjee, S
    PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2002, : 117 - 120
  • [7] Silicon-on-insulator substrates with buried tungsten silicide layer
    Gamble, HS
    Armstrong, BM
    Baine, P
    Bain, M
    McNeill, DW
    SOLID-STATE ELECTRONICS, 2001, 45 (04) : 551 - 557
  • [8] Planar Junctionless Silicon-on-Insulator Transistor With Buried Metal Layer
    Ehteshamuddin, M.
    Loan, Sajad A.
    Rafat, M.
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (06) : 799 - 802
  • [9] Analytical model for high-voltage SOI device with composite-k dielectric buried layer
    Fan Jie
    Zhang Bo
    Luo Xiaorong
    Wang Zhigang
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (09)
  • [10] Analytical model for high-voltage SOI device with composite-k dielectric buried layer
    范杰
    张波
    罗小蓉
    汪志刚
    李肇基
    Journal of Semiconductors, 2013, 34 (09) : 71 - 76