共 50 条
- [21] Parallelism and Pipelining in Ultra Low Voltage Digital Circuits 2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
- [22] A new technique for jointly optimizing gate sizing and supply voltage in ultra-low energy circuits ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 338 - 341
- [23] Noise Tolerance Enhancement in Low Voltage Dynamic Circuits DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 23 - 27
- [24] Noise Tolerance Enhancement in Low Voltage Dynamic Circuits 2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 84 - 87
- [25] Modulation Strategy for Minimizing Commutations and Capacitor Voltage Balancing in Symmetrical Cascaded Multilevel Converters 2011 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2011,
- [27] Implications of ultra low-voltage devices on design techniques for controlling leakage in nanoCMOS circuits 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 33 - +
- [30] Ultra Low Voltage Supply VCO with improved linearity 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2379 - 2382