Nonlinear Analysis of Bang-Bang Digital PLL With Accumulative Noise Using Markov Chains

被引：0

作者：

Bondalapati, Pratheep ^{[1
]}

Namgoong, Won ^{[1
]}

机构：

[1] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75083 USA

来源：

PROCEEDINGS OF THE 2016 TEXAS SYMPOSIUM ON WIRELESS AND MICROWAVE CIRCUITS AND SYSTEMS (WMCS) | 2016年

基金：

美国国家科学基金会;

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

When analyzing a bang-bang phase locked loop (BBPLL), the hard nonlinearity is often linearized for analysis purposes with limited accuracy. This paper presents an accurate mathematical model of a BBPLL based on Markov Chains that is valid for all operating conditions. The proposed methodology is used to compute the BBPLL output steady-state jitter probability density function (PDF). Based on the analytical model, the loop filter gain is also optimized to minimize the output jitter. The analytical results show close agreement with simulation.

引用

页数：4

共 50 条

[21] A Fast Charge Pump PLL Using a Bang-Bang Frequency Comparator with Dead Zone
Sadeghi, Vahideh Sadat
Naimi, Hossein Miar
Kennedy, Michael Peter
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1379 - 1382
[22] On the "bang-bang" principle for nonlinear evolution inclusions
Tolstonogov, A. A.
Tolstonogov, D. A.
NODEA-NONLINEAR DIFFERENTIAL EQUATIONS AND APPLICATIONS, 1999, 6 (01): : 101 - 118
[23] A nonlinear bang-bang impact force control
Lee, E
Loparo, KA
Quinn, RD
PROCEEDINGS OF THE 35TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-4, 1996, : 1967 - 1973
[24] Analysis of phase noise due to bang-bang phase detector in PLL-based clock and data recovery circuits
Vichienchom, K
Liu, WT
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 617 - 620
[25] A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs
Da Dalt, N
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (01): : 21 - 31
[26] A 0.012 mm2 and 2.5 mW bang-bang digital PLL using pseudo random number generator
Hong, Jong-Phil
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 86 (01) : 39 - 50
[27] A Frequency-Based Model for Limit Cycle and Spur Predictions in Bang-Bang All Digital PLL
Liu, Dan
Basedau, Philipp
Helfenstein, Markus
Wei, James
Burger, Thomas
Chen, Yangjian
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (06) : 1205 - 1214
[28] Stabilization of a class of stochastic nonlinear systems using a bang-bang controller
Barbata, Asma
Zasadzinski, Michel
Ali, Harouna Souley
INTERNATIONAL JOURNAL OF ROBUST AND NONLINEAR CONTROL, 2022, 32 (12) : 6849 - 6865
[29] DIGITAL COMPUTER IMPLEMENTATION OF BANG-BANG PROCESS CONTROL
ATKINSON, P
DAVEY, RL
RADIO AND ELECTRONIC ENGINEER, 1969, 38 (05): : 271 - &
[30] A Design Methodology for a Low Power Bang-Bang All Digital PLL Based on Digital Loop Filter Programmable Coefficients
Safwat, Sally
Ghoneima, Maged
Ismail, Yehea
2011 INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING, 2011,

← 1 2 3 4 5 →